I. INTRODUCTION
Continued advances being made in circuit density and speed, at both the chip and package level, are placing increasing demands on the performance of interconnection technologies. The increase in integration level has reduced the number of components in digital computer systems. Many such systems can be loosely or tightly coupled to share the processing burden. Parallel computer systems require large memory subsystems. The proliferation of powerful workstations that exchange data, voice, and video information results in complex communication networks. The central processor cycle times are moving from below 10 ns to below 1 ns. Communication switches have to transmit packets of data that have bit rates faster than 1 Gb/s. The intrasystem paths need to have the bandwidth and density commensurate with such data-stream requirements.
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At the chip level, improved fabrication yields allow the integration, on dies as large as 20 20 mm, of the processing, memory, and control logic units that used to be spread on several chips and either connected on multichip carriers or placed on many single-chip carriers on printed circuit boards. All this connectivity has to be supplied by the five or more layers of on-chip wiring. Microprocessor chips with clock rates over 600 MHz have already been reported [1] . If, in the past, one multichip module contained about 100 chips, that comprised the central processor [2] - [5] , today, one can pack one such processor on a large chip and talk about a system-on-chip. In the future, many such large dies will be closely packed on multichip carriers to form a high-performance digital computer complex with close communication to memory, input/output (I/O) subsystems, and mass storage devices. Twelve-processor complexes have already been reported [6] . To contain the overall system cost, the connections between functional blocks generally use low-cost technologies such as printed circuit boards, pinned connectors, and cables.
Both multiprocessor computer systems and communications networks are expected to require increased bandwidth capability at each interconnect level while maintaining cost effectiveness at the system level. The packaging technology for these high-performance systems has to provide the connectivity, power distribution, and cooling for chips that could have more than 10 million transistors and more than 1000 signal connections (I/O's). Fig. 1 shows a generic configuration where the circuits on one printed circuit card have to communicate through a backplane board or through cables to the circuits on another card. The driver and receiver circuits could be packaged on single-chip or multichip carriers, and the card-to-card path might involve either a motherboard or many cables. Typical signal paths are shown in Fig. 2 . The interconnection technology can be broken down into five categories, as shown in Table  1 , namely, shielded cables, printed circuit boards, ceramic carriers, thin-film wiring, and on-chip wiring.
All these transmission lines have nonuniform cross sections caused by discontinuities such as connectors, vias, wire bonds, flip-chip solder balls, redistribution leads, orthogonal lines, sparsely placed power buses, insulators with anisotropic dielectric constant, lossy dielectrics, and stacks of many dielectrics. Designers are reducing the wiring cross section and trying to pack the lines closer together, while at the same time, the propagated signals switch with faster rise times. Reducing wiring dimensions result in appreciably resistive lines, even when the best conductive metals, such as copper, are used. High-speed signal propagation and the use of lossy transmission lines are narrowing the gap between digital and microwave circuit designers. Transient analysis of coupled lossy lines having frequencydependent parameters becomes a necessity. Although some of the modeling and characterization techniques used for microwave circuits have been available for many years, they have not been applied extensively to modeling highspeed pulses in digital circuit environments. A paradigm shift is taking place at the chip level, for example. It will be shown that many of the modeling and simulation techniques that were developed for chip-to-chip package interconnections need to be adapted by the circuit designers of high-performance microprocessor chips for on-chip wiring.
In this paper, we review the electrical characteristics of high-density, high-performance interconnections encountered in digital applications. We address the problems encountered in propagating high-speed signals on lossy transmission lines. A brief theoretical explanation is given for the underlying loss mechanisms in typical transmission lines used for these interconnections. For each category listed in Table 1 , we highlight the performance-limiting factors and how they are affected by technological improvements in integration efficiency and the desire for cost effectiveness at the system level. Modeling and measurement examples are shown for representative applications.
II. THEORETICAL BACKGROUND
Any two uniform parallel conductors that are used to transmit electromagnetic energy can be considered transmission lines [7] . In ideal cases, both the electric ( ) and magnetic ( ) field vectors are perpendicular to the direction of propagation and the solutions to Maxwell's equation for and are transverse electromagnetic mode (TEM) waves. The transverse electromagnetic wave is characterized by the condition that both the electric and magnetic field vectors lie in a plane perpendicular to the axis of propagation, i.e., they have no components in the direction of propagation. A rigorous analysis of such lines must solve for the voltage and current waves. The properties of a transmission line may be described in terms of the fields existing around the conductors or in terms of the associated voltage and current waves. In a field description, the parameters of interest are the propagation constant and the intrinsic impedance of the medium surrounding the conductors. In a voltage-current description, the ratio defines the characteristic impedance of the line. Since most digital pulse applications are concerned with signals at the two ends of the transmission lines, terminal voltages ( ) and currents ( ) are generally determined. The differential equations for the line voltage and the current can be expressed in the frequency domain as follows [8] :
where and , , , and are the characteristic parameters of the line-namely, line resistance, inductance, capacitance, and dielectric conductance per unit length-and are in general frequency dependent. The general solution to (1) and (2) can be expressed as (3) (4) where the propagation constant is defined as (5) and the characteristic impedance is obtained to be (6) as shown in [8] .
, , , and are constants that can be determined by boundary conditions at the two ends of the line. The propagation constant can also be written as , where Re is the attenuation constant and Im is the phase constant. Consequently, the key elements that need to be determined for characterizing any transmission line system are and . Both and can be calculated using either distributed circuit parameter representation or discrete, lumpedparameter representation. Both approaches are only approximate representations of the wave properties of the line but are easily handled by circuit simulator programs such as SPICE [9] or ASTAP [10] .
For lossless lines ( ), the traveling voltage wave at all points along a line has the same amplitude, and it is shifted in time with a propagation delay per unit length . The characteristic impedance for the lossless case is . The TEM approximation is equivalent to a condition in which the line cross section is much smaller than the wavelength . In practical wiring configurations, the structure has all the inhomogeneities listed above. Such effects give rise to or field components along the direction of propagation. If the line cross section and the extent of these nonuniformities remain a small fraction of the wavelength for the frequency range of interest, the solutions to Maxwell's equations are still essentially TEM waves or so-called quasi-TEM. For the categories shown in Table 1 , the wavelength is on the order of 1-10 cm ( ). The propagated signal rise times are in the range -ps. The signal velocities are around -m/s or -ps/cm. The structure cross sections or extent of inhomogeneities are in the range of 0.02-0.2 cm; therefore the quasi-TEM solution is still valid. Moreover, the line lengths are either comparable or much longer that the signal wavelengths . This implies that transmission-line properties have to be taken into account [8] using distributed , , , and parameters.
The many varieties of interconnections encountered on the signal paths of Fig. 2 have resistance ranging 0.001-1000 /cm. In the case when losses are small but not negligible, , and and are sufficiently small such that and , the attenuation and phase constant per unit length according to [8] can be approximated by (7) (8) If the series resistive loss is small but finite ( ) some pulse distortion will be encountered, because the different frequency components will attenuate the same amount but will be shifted in phase differently and the rise time will be slowed down by dispersion. For interconnections with , dispersion is usually negligible and the total signal line resistance results in a dc drop, since the lines are generally terminated in their characteristic impedance. This is the case for most cables and for printedcircuit-board and ceramic substrate wiring. Such lines will transmit signals without significant distortion if , or the dielectric loss, is negligible. In the general case where both attenuation and phase velocity depend on frequency, the resulting rise-time dispersion is more pronounced. The attenuation, expressed in decibels per unit length, can be described in a general form as follows:
where has the form given in (5) . If the medium in which the conductors are located has finite losses, then the dielectric constant must be replaced by [7] in calculations of and . Here, is the loss tangent of the material. The effective conductivity of the material is , where . The shunt conductance is then given by . then can be expressed as (10) and then (9) for attenuation in decibels per unit length becomes ATTEN (11) Similarly, the phase constant can be obtained
Im (12)

A. Frequency-Independent Losses
It is shown in [11] that the solution to (1) and (2) for an infinitely long, lossy line excited by a unit step function can be expressed in the time domain as follows: (13) where is a unit step function and is a slow rising modified Bessel function. The lossy line then behaves like a fast-rising inductance-capacitance (LC) (the first term) and a slower resistance-capacitance (RC) line combined. Reference [12] recommends using such transmission lines without terminating resistors in order to take advantage of the voltage doubling that occurs due to reflection at the end of an open line. When is sufficiently small that the first term in (13) dominates, the attenuated pulse amplitude is restored at the far end of the line without significant rise-time degradation [13] , [14] due to doubling. If becomes too large, the second term dominates and the rise time deteriorates to that of a slower RC circuit. The design guideline given in [12] for using such lines is so that the attenuation will be less than or equal to 36.8%. Typical examples of unterminated lossy interconnections are the chip-to-chip thin-film wiring and on-chip lines.
In the case of chip-to-chip wiring, the interconnection delays can be much longer than the signal rise times, even though these transitions are slower than on-chip. In the case of a 100-mm multichip carrier [15] , the maximum usable length can approach 20 cm and, if the resistance is in the range 1.25-4 /cm, unterminated connections should be used, as is recommended in [12] . It is shown in [13] that since the resistive loss is very small for short lines (but long enough to have propagation delay greater than the rise time), the line behaves like an LC line [first term in (13) ] and sustained reflections from both ends generate unwanted over-and undershoots. An active clamp network, such as one using Schottky barrier diodes [16] , can be used to suppress the oscillations and maintain a fixed steady-state level at one-tenth the current needed for a terminating resistor. This clamp should be designed to have an equivalent impedance matched to the line at the moment of turn-on. In the case of on-chip wiring, the lines are much more resistive, with in the range of 0.5-10 , and driver circuit impedances tend to be close to or larger than ( is less than for chip-to-chip wiring). Clamps are generally not needed since the overand undershoots are either very small or not present.
B. Frequency-Dependent Losses
Equations (11) and (12) can be used to calculate frequency-dependent resistive and dielectric losses on a single line. A simple guideline can be formulated for maintaining adequate bandwidth on a given interconnect used in digital systems such as on a cable, for example. The attenuation of the highest frequency component that has appreciable energy in the signal rise time should not exceed 3-5 dB. Most digital signals in the past had five to ten times wider cycle time than signal transitions. Here cycle time is where is the clock frequency. In most communication systems, the cycle time is twice as large as the minimum valid-data pulse width. A 2-ns-wide data pulse with a 4-ns cycle time, for example, could represent a 500 Mb/s data rate, which has MHz. A 2-ns-wide data pulse, however, requires 300-700 ps signal transition. This means that the signal rise time will contain the highest frequency components of interest. A simple low-pass RC circuit requires the rise time to be . This is called the "upper 3-dB frequency" at which the gain falls off to 0.707 of its low-frequency value ( ). Such a guideline assures minimum rise-time degradation [17] . One can, to first order, compute the approximate highest frequency component of interest in a digital signal transition by using the above relationship. It will be shown later that as cycle times become narrower, both the signal rise times and the signal repetition rate become critical. It is recommended, for reasons explained later, to have the data pulse width wider than twice the interconnect propagation delay and also three times the propagated rise time at the end of the line. These guidelines are based not only on signal dispersion considerations and timing tolerances allowed but also on the system requirements for supplying adequate noise margin at the end of the line connecting to the receiver circuit. Due to these additional constraints, a more practical frequency of interest is actually 5 . It is also driven by the fact that cross-talk waveforms (especially forward travelling noise, described later) and reflections caused by discontinuities contain fairly narrow peaks that have higher frequency components than . Examples will be given later.
At high frequencies, the loss due to skin effect becomes important. Current crowding on the surface of the conductor increases its effective resistance, and the conductor exhibits an internal inductance due to magnetic flux penetration, in addition to the external inductance. The penetration of the wave into the conductor as it propagates along the surface causes a reduction in phase velocity and an increase in series impedance and attenuation. The skin depth is defined as the penetration distance at which the current density is attenuated by 1 neper ( neper decibels) and is equal to [18] (14) where , , and are the frequency, conductor resistivity, and permeability of the medium, respectively. For an arbitrary solid conductor, the skin effect results in a surface resistance and reactance , which are both frequency dependent and, in general, not equal. At sufficiently high frequency, the skin depth is much smaller than the conductor cross-sectional dimensions [18] , and the additional series impedance due to skin effect is proportional to the square root of the frequency. At low frequencies, the skin depth is much larger than the conductor cross section (the thickness is usually the smallest dimension for typical strip lines). The current approaches a uniform distribution over the conductor cross section, and the resistance is . As the frequency increases, becomes smaller than the cross section and both and become frequency-dependent. When (as a guideline, ), a very simple method developed by H. Wheeler [18] in 1942 (the "incremental inductance rule") is applicable. This rule states that the effective resistance in a circuit is equal to the change of reactance caused by the penetration of magnetic flux into the conductor. The resistance is that of a layer whose thickness is , while the internal inductance is due to the flux penetration of . This is equivalent to assuming that the surface of the conductor recedes by . Thus, and can be calculated as follows [18] :
where is the direction normal to the surface and is the external circuit inductance (i.e., is frequency independent and due to the magnetic field surrounding the conductors).
A simple technique is shown in [19] to calculate the change of inductance ( ) term using a twodimensional capacitance calculation code [20] . Skin-effect onset occurs generally around the frequency where . For high-density interconnects such as the thinfilm wiring in Table 1 with -/cm ( cm), skin effect will dominate. Therefore, the dielectric loss can be ignored for most practical digital circuit switching speeds. In the case of wiring with small , such as cables, printed circuit boards, and ceramic wiring, the dielectric loss should be included in the analysis and could dominate over skin effect losses. Note that for constant , dielectric loss increases in proportion to frequency and will therefore always be significant for fast enough pulse rise times. Examples will be given later to justify these recommendations.
C. Cross Talk
Last, the high wiring density required for highperformance interconnections results in very high electromagnetic coupling between signal lines. The energy coupled into quiet lines from adjacent active lines has typical traveling-wave properties. The noise monitored at the end near the active line excitation and at the far end both have components of both the forward-and backward-traveling waves. The contribution magnitude is dependent on the terminations at the two ends. The differential equations (1) and (2) shown earlier for a uniform transmission line can be extended to -conductor parallel coupled lines where and become -dimensional vectors of the line voltages and currents [21] , [22] . In this case, and are symmetric matrices with frequency-dependent real and imaginary parts, , , where now , , , and are also symmetric matrices. The solution to the differential equations has been presented in several publications, such as [21] and [22] . To use circuit simulator programs such as ASTAP to perform transient analysis of lossy coupled lines, one must specify the characteristic admittance matrix ( ), the propagation matrix , and the eigenvectors of . (  ,  where is the diagonal eigenvalue matrix of the product ). The active-signal energy is coupled into the quiet line through both mutual capacitance and mutual inductance. The capacitive coupling causes noise voltages and the inductive coupling causes noise currents. The noise currents flow toward both the near end and the far end with positive polarity, while the noise voltage propagating toward the near end has positive polarity and the far-end voltage propagates toward negative polarity. The two noise contributions add at the near end and subtract at the far end. The far-end noise (FEN) is proportional to the difference in capacitive and inductive coupling, while the near-end-noise (NEN) is proportional to the sum. In a homogenous structure, and FEN . It is shown in [19] that NEN  for  and saturates for  and becomes NEN  ,  where . It has been shown that NEN travels in the opposite direction from the active pulse and has a width equal to twice the line delay. The FEN is FEN , where and , and . Threedimensional capacitance and inductance modeling must be performed. The presence of crossing orthogonal lines will increase the self-capacitance and decrease the mutual line capacitance. In most interconnection environments, inho-mogeneities caused by vias, crossing lines, and dielectric interfaces give rise to FEN that travels in the direction of the active pulse, has a width equal to the rise time, increases with faster edge rates, and is always proportional to the coupled length [22] - [25] . Such inhomogeneities tend to be present over a large portion of the interconnection length, and FEN will be present. Its impact, however, since it is a fairly narrow pulse, will strongly depend on the bandwidth limitation of the receiver circuit at the end of the line. It should be noted that even when the modeling is done with skin-effect losses, there are some difficulties in calculating FEN accurately. This is due to the fact that is proportional to the difference, which requires calculation of very small differences between the eigenvalues of the propagation matrix , as is explained in great detail in [22] .
D. Reflections
In the typical signal paths of Fig. 2 , it is important to evaluate the capacitive and inductive discontinuities introduced by such discontinuities as:
• card-to-board connectors;
• cable-to-card connectors;
• long vias with their respective end pads;
• redistribution lines and leads between chip and chip carriers or chip-carriers and card wiring; • wirebonds or flip-chip solder balls; • orthogonal wiring. If the delay on such discontinuities is much smaller than the signal rise time (i.e., ), the transition suffers minimal degradation. If the delay is close to , the waveform is distorted and displays an increased rise time. Such discontinuities can generally be represented by lumped circuit elements. Inductive and capacitive discontinuities cause reflections that have amplitudes proportional to or , respectively (where is the input source signal) [8] . Such reflections can become significant if they are large enough to cause logic errors.
Additional signal distortion is generated by the impedance mismatch between the line impedance and either the source ( ) or terminator impedance ( ). When the source impedance is comparable to , only a fraction of the available signal swing is injected into the line (17) Similar distortion is caused at the end of the line by an unmatched terminator . Moreover, it will be shown that in the case of lines with appreciable resistance, the characteristic impedance increases along the line due to loss. Lines with are generally used terminated but the total dc drop is kept around 10% of available swing. Lines with are used unterminated, as explained earlier. While use of termination helps reduce distortion, it results in additional power dissipation due to the steady-state current in the interconnect path. Because of this, often terminations are not included on the receiver chip but placed on the chip carrier or a printed circuit board. For very resistive lines, the dc drop limitation precludes the use of terminators. The driver circuit charges the line (the driving-end impedance), and the transient current has width equal to the line propagation delay. As the cycle times become narrower, however, the average transient current could become significant and approach a quasi-dc current of concern. Since there is generally no steady-state dc current in an unterminated line, the driver circuit has to charge the line starting from a base null current value, which then requires a larger device size. A terminated-line driver starts the charging process from the dc current value present in the line.
E. Signal Integrity
Signals propagating on any of the paths of Fig. 2 from a driver to a receiver circuit need to have adequate amplitude and fast enough edge rates as dictated by the system performance requirements. The transmitted signal arriving at the receiver input has to satisfy the following type of relationship: (18) where and . For worst case assumption , which implies that all noise contributions are in phase and add linearly. The receiver circuit switches state when the input signal rises through the middle of the swing, which is then called the switching threshold. Due to all the system tolerances, there is a variation above and below the absolute midpoint of . and represent the "simultaneous switching noise" (also referred to as Delta-noise) and the "cross-talk noise," respectively. The above condition also implies that the signal arriving at the receiver input must be larger than the total noise on the path.
Delta-noise is generated by simultaneously switching driver circuits. The largest noise is generated in the case when the driver transition time is the fastest and the swing is the largest. This is because [26] , [27] ( 19) where is the number of switching drivers charging the transmission lines with the current . Modeling also has to take into account the driver and receiver circuit processing variations, the power supply variations, the temperature fluctuations, and the package interconnection tolerances. A typical requirement for digital applications might be 65-70% of the driver output signal swing arriving at the receiver input. This would allow for about 5% receiver switching threshold variation around the midpoint level, 15% cross talk, and 15% Delta-noise. The receiver circuit noise margin is on the order of 35-40% [27] , which is why all the above noise sources have to be contained in this limit. Actual logic failure occurs when the noise source is large enough to drop the steady-state level into the receiver threshold switching band. This can create a state change and thus a logic error. The remaining part of the swing above the 70% requirement accommodates dc drop (for terminated lines) and all the processing and power-supply variations. Smaller swing requirements can be encountered when one or all of the noise sources are successfully eliminated. For example, differentially driven transmission lines have the potential of reducing Deltanoise. Coupled-length restrictions or reduction in wiring density for critical signals helps reduce cross-talk noise . Consider a terminated path of the type shown in Fig. 2(a) with a driver output signal swing of 3.54 V. A simulated propagated signal at the receiver input for a 3-m-long cable and a 40-cm-long printed-circuitboard wiring yields a 2.6-V swing (path is terminated). Separate simulations indicate a possible mV for 36 simultaneously switching drivers, cross-talk noise of mV, and mV. From (18), the needed swing that has to be delivered should be greater than V V V V, which in this case is achieved (2.6 V) and allows for enough safety margin.
As microprocessor frequencies approach 1 GHz, faster signal transitions are needed. Such signals will also generate larger cross-talk and Delta-noise. As the operating voltages approach 1 V for complementary metal-oxide-semiconductor (CMOS) devices with progressively smaller channel length ( , for example), the containment of all the noise sources is becoming more challenging. Even though the lower voltage swings generate proportionately lower noise, there is a greater probability of overlap of cross-talk and Delta-noise within the narrower, incident time window of interest that makes the receiver circuit switch state. The processing difficulties caused by the need for smaller device ground rules and higher density wiring generate larger device, wiring, and power supply tolerances, which result in a shrinking of the allowable noise budgets. Accurate delay and cross-talk prediction become increasingly important to ensure system operation. Noise is affecting wiring density, the attainable clock frequency, and ultimately the system cost.
Rise-time distortion introduces unwanted delay, pathdelay variation (due to switching time variation), and reduction of the steady-state signal level for narrow pulses. Rise-time dispersion is caused by frequency-dependent losses and by reflections from the discontinuities in the path. The different frequency components contained in the rise time of digital signals attenuate differently and are shifted in phase differently, as seen from (7) and (8) . This is what causes the rise-time degradation or dispersion. Skineffect and dielectric losses affect higher frequencies the most and give rise to a rounding of the upper part of the pulse transition. As the pulses become narrower, this rounding begins to reduce the steady-state level. In addition, a variable data pattern exacerbates the signal distortion because each pulse has a variable starting steady-state level, depending on the number of consecutive low or high states (0 s or 1 s) in the data. This is especially true for pulses that are narrower than the round-trip delay on the signal path. The pulse switches direction before the signal is able to reach full steady-state level. Bit-error-rate (BER) and "eyeclosure" (valid data window) measurements are usually performed in communication systems. Pseudo-random data patterns are generated and the deteriorations of the "eyeopening" and error detection are monitored over 10 12 -10 15 cycles. In such communication links, data streams are composed of large packets that could occupy time slots of hundreds of nanoseconds, while typical path delays are around 10 ns. Latency is not an important consideration. What is of significance is tight signal integrity control. Generally, a 40-50% loss of the eye opening (40-50% of the available swing at the driver circuit output) or the area of the waveform in a predetermined "eye mask" (a time and amplitude window during the cycle time when data are being sampled) is associated with a reasonable minimum signal at the receiver to overcome all the noise sources discussed earlier [28] , [29] . For a 500-Mb/s data rate, for example, a 2-ns-wide clean data interval has to be assured (4-ns repetition rate) while the path delay might be 10-20 ns. Data-level sampling is done inside the eye mask. The random data pattern exercised over many cycles verifies that errors caused by either the short-pulse effect or reflections along the path, or other unaccounted noise sources, are not occurring. By contrast, in applications such as memory access paths in tightly or even loosely coupled parallel processors, which might have the same paths as Fig. 2 , short propagation delays are important for overall system performance in addition to signal reliability and small timing jitter. This path delay is equal to two to three times the processor cycle time, depending on technology and cost limitations and organization of memory hierarchies.
In the case of unterminated interconnections such as thinfilm or on-chip wiring, the dispersion of narrow pulses has a slightly different nature. These types of interconnections are used in the critical paths between processor and cache or within the processor unit. The integrity of the pulse width affects the cycle time of the processor. It was explained earlier that if the first term in (13) is dominant or the line resistive loss is minimized such that , the initial part of the transition has an LC type of behavior. The slower RC tail caused by the second term will occur much above the midlevel of the signal, which is the switching threshold. It can affect the AC noise margin, but this is much larger than the DC noise tolerance. Fig. 3 shows the propagation on thin-film wiring with length of 10 and 20 cm and /cm. The 20-cm-long line has a more pronounced RC upper portion. The steady-state signal reaches the input level when the second incidence of the input wave pulls the doubled signal down as indicated in the figure (this occurs after ). Here, represents the propagation delay per unit length and is the line length. In this case, the lines are driven by a very low impedance device ( ). When a narrow pulse (width ) propagates on the lossy lines, it will widen because the first incidence of the trailing edge of the pulse will pull the signal down before the second incidence of the rising edge has a chance to lower the doubled signal, as sketched in Fig. 4 . This is why it was recommended earlier to limit the interconnect length such that the pulse width (which could also be the cycle time of interest) is greater than twice the propagation delay on the path. Simulations are shown for the same type of lines for 1-ns-and 2.5-ns-wide pulses in Fig. 5 . As the clock frequencies are approaching 1 GHz, this narrow pulse widening will affect the microprocessor cycle times since for a 20-cm-long line, ns. The waveforms shown in Figs. 3 and 5 do not have any clamp circuit at the end of the lines to suppress overshoots.
III. MEASUREMENT AND MODELING CONSIDERATIONS
The components of the paths shown in Fig. 2 are quite complex. Three-dimensional modeling is usually performed with electromagnetic field solvers, and the frequencydependent , , , and matrices are extracted and used in circuit simulators to evaluate the signal integrity. Due to the complexity of the problem and the large compute time, no one tool can be used to tackle the entire path. It is the task of the modeling engineer to subdivide the problem into tractable components that can be analyzed with available electromagnetic tools and to concatenate or superimpose various effects when CPU run times or storage limitations restrict such studies. It will be shown, for example, that for very resistive lines such as those found on-chip, even the known robust techniques used for circuit simulations break down and other methods have to be developed to handle nonuniform coupled lines with frequency-dependent losses.
It is also imperative to verify the validity of the above simplifications experimentally or to supplement the modeling with results obtained through testing of relevant test vehicles. Relevant measurements involve signal propagation integrity, cross talk, reflections, dielectric constant and dielectric loss, attenuation, and eye diagrams. Time-domain measurement of signal propagation is mostly relevant for digital applications but is affected by distortions, noise sources, and loss mechanisms that are frequency dependent. It was shown earlier that the key elements that need to be determined for characterizing any transmission line system then are , , and . In practical digital logic applications, however, the key parameters of interest are propagation delay, characteristic impedance, rise-time degradation, and cross talk, all of which are determined in the time domain. This is why most of the measurements and simulations of package interconnections are being made using timedomain reflectometry (TDR) and time-domain transmission (TDT) techniques. Skin-effect and dielectric losses are best handled in the frequency domain by most circuit simulators, and the results are Fourier or Laplace transformed into time-domain waveform modeling. The accuracy of these measurements is limited by the finite rise time of the step source and the bandwidth of commercially available sampling oscilloscopes and of the probing system connecting the source signal to the test pads on the sample being measured. The driving-end impedance ( ) measurement is impeded by unwanted distortions caused by the probes and the large separations between signal and ground pads and vias. This is the initial impedance seen at the beginning of the transmission line. Typical measurement setups have the signal source connected to the sample through highquality coaxial cables, as shown in Fig. 6 . The transition from the cables to the interconnection wiring being studied takes place through probes, test pads, and vias, and the discontinuity introduced at this interface affects the driving-end impedance measurement. The effective impedance of the probes needs to be kept closely matched to the connecting cable impedance, and small inductive and capacitive discontinuities ensure very fast signal transitions, exciting the line under test. Moreover, in the case of lossy transmission lines, the impedance increases with loss [19] and the TDR trace is not a flat reflected step that can easily be related to a constant reflection coefficient. The driving-end impedance, however, is extremely important in package design because it affects the transient current that the driver circuits have to supply and, therefore, the simultaneous-switching capability of the carrier due to Delta-noise limitation. In addition, the propagation delay of lossy interconnections (measured at the 50% level of the waveforms for digital applications) increases in proportion with the line length and cannot yield a direct measurement of the dielectric constant of the insulating material being used.
Based on dimensional and material data collected during fabrication, the cross section is modeled and the frequencydependent attenuation , phase constant , and characteristic impedance are calculated. The accuracy of the modeling is dependent on the availability and accurate determination of structure dimensions and characteristics. The results of these models are then used in simulating pulse propagation with transient circuit analysis programs. By using such a procedure, there is no direct verification of the transmission line models. Instead, their correctness is inferred by comparing simulated with measured waveforms.
An alternative frequency-domain technique is often used [31] . -parameter measurements are made using a network analyzer from which the transmission-line characteristics are calculated. The accuracy of such a measurement depends on the ability to deembed the frequency-dependent parasitics introduced by the probing system and on the interface between the test pads and the actual wiring, which could be buried deep in the substrate. As the lines start having appreciable series loss, lossless line standards used for deembedding become useless. In general, the entire calibration procedure is extremely cumbersome and the frequency-domain results give no direct physical interpretation of reflections caused by structure inhomogeneities or cross-talk waveshapes. TDT measurements allow direct evaluation of propagated signal dispersion caused by losses and discontinuities, excitation with representative source edge rates similar to practical system use for cross-talk measurements, and signal integrity evaluation with highimpedance line termination similar to most applications using lines with (Table 1) . Measurement techniques have to be adopted for the special needs of each of the interconnect types shown in Table 1 . Relevant characterization results will be shown.
A. Short-Pulse-Propagation Measurement Technique
A new technique has been developed [32] for completely characterizing resistive transmission lines. It is performed in the time domain, but the frequency-dependent and are extracted and used to enhance and overcome the limitations of TDR and TDT measurements. The technique can be used also to perform material characterization such as measurement of the dielectric loss tangent, and the measured results can be used directly as input to circuit simulation programs in the absence of modeling capabilities. The technique directly measures , , and over a broad frequency range (shown here up to 25 GHz), while many modeling programs have serious limitations in the transition region where the onset of skin effect occurs. The same technique was shown extendable to 70 GHz when ultrafast photoconductive switches are used for pulse generation and sampling [33] .
The basic experimental setup is shown schematically in the Fourier spectra contain information about the forward traveling wave only. The ratio of complex spectra then yields the propagation constant (20) where and are the frequency-dependent attenuation coefficient and phase constant, respectively. and are the amplitude and phase of the transforms corresponding to lines of lengths and , respectively, with . No deembedding or calibration is required since the effect of interface discontinuities simply cancels out.
In the special case of insulators with small dielectric losses, , The frequency dependence of the capacitance is usually dominated by the dispersion of the dielectric constant. For a low-loss dielectric, this is small. Thus, the measured low-frequency capacitance (measured at 1 MHz) together with the experimentally determined phase constant and loss coefficient [from (20) ] can be used to determine the complex impedance with (21) . The condition is generally valid for most of the interconnections shown in Table 1 . In fact, if this would not be the case, this type of wiring could not transmit the high-speed signals necessary for present and future electronic systems. Representative measurements using this technique will be shown for various structures.
It should be noted that the technique uses a relatively inexpensive oscilloscope-cum-differentiator compared to similar frequency-domain techniques based on commercially available network analyzers [34] . While multiline measurements are also used in this later case, some additional calibration has to be carried out to develop confidence in the results obtained with the network analyzer. In contrast, with the pulse-propagation technique, most sources of potential error are directly observable in the timedomain waveforms and can be dealt with easily. For instance, small defects in the lines being probed give rise to subpulses, which can be eliminated by suitable time windowing, a feature not available in the frequency-domain environment. Oscilloscope-based time-domain techniques have worse amplitude resolution than network-analyzerbased frequency-domain techniques. The short-pulse technique was determined to have a 0.11 dB/cm amplitude resolution for loss measurements [32] . The accuracy of the propagation constant measurements, which is limited by the accuracy of the time delay, is 1%. Low-frequency capacitance measurements are within 1% of values obtained by modeling. The corresponding accuracy of the impedance measurements is 2% for the real part and 3.8% for the imaginary part. This type of accuracy is considered sufficient for applications such as chip-tochip interconnections, where fabrication tolerances are on the order of 10-20%. In fact, the measured values for propagation constant can be used in place of modeled values to accurately predict pulse propagation on such structures, as is shown in [35] .
IV. HIGH-PERFORMANCE INTERCONNECT TECHNOLOGIES
Examples will be given for the interconnect categories listed in Table 1 . For each case, the system requirements will be explained, present and future developments will be shown, and key limiting characteristics will be highlighted through modeling or measurements.
A. High-Performance, High-Density Cables
High-performance, high-density cables will be required for intrasystem communication in forthcoming highperformance multiprocessor computers, in which individual processors are expected to function at clock rates of many hundreds of megahertz. Similar needs are anticipated for forthcoming communications systems, which will have to carry digital signals at gigabit/second data rates. Such cabling required for the type of system shown in Fig. 1 is around 1-5 m in length inside a single electronic enclosure, with connectors providing contact to associated card wiring at a 10-20 per inch linear density. Up to several hundred cables might have to be attached to each card. The attachment could be placed directly on the board. In the case of card attachment, the card-to-card spacing of 3.0-3.6 cm (1.2-1.4 in) places severe limitations on cable size. For large numbers of stacked cables (cables placed in bundles), shielding is mandatory in order to avoid loss of energy through radiation, minimize intracable cross talk, and maintain controlled impedance. Three types of cables-coaxial, shielded ribbon, and flexible film-are highlighted in Fig. 8 (a)-(c) and are considered viable solutions for the above applications. The signal integrity on such cables will be affected by the overall dc drop, dielectric loss of the insulator used, and impedance discontinuities and cross talk in the cable connectors.
Coaxial cables are composed of a central conductor surrounded by a concentric conducting shell. Thick shields and large-diameter signal conductors have low resistive losses and generate less signal distortion caused by attenuation and rise-time dispersion. The example shown in Fig. 8 has an outer diameter of 2.057 mm (81 mil) and a 0.457-mm (18 mil) diameter signal conductor. It is designated as a "gauge 25 AWG" (American Wire Gauge standard) cable. It is also shown to use an expanded (microporous) PTFE (Teflon) insulator, which was found to have the lowest dielectric loss. This type of cable uses a thick, braided outer shield. Among other types of coaxial cable that are commercially available, some contain thermoplastic elastomer or foamed-polypropylene insulator; their ground conductor can be thin foil with an inside drain wire that wraps spirally along the length of the cable. Such cables have a nonuniform cross section, resulting in large variations in their electrical characteristics. Signal conductors narrower than 0.457 mm (18 mil) were found to be unable to provide connections longer than 2 m in the 1-Gb/s range [29] , [30] .
The ribbon cable shown in Fig. 8 (b) contains 0.254-mm (10 mil) diameter copper wires with 0.38-mm (15 mil) separations in a repetitive ground-signal-ground coplanar design with a thermoplastic elastomer. A thin pleated copper foil surrounds the cable to provide shielding and is grounded in its connector by two contacts. The connector is a two-row pinned assembly with more than half the pins assigned for ground reference return. The pins are on 1. 27 2.54 mm (0.050 0.1 in) grids. Fig. 9 (a) and (b) shows a close-up view of the coaxial and ribbon cables. The flexible-film cable shown in Fig. 8 (c) has a triplate structure with 0.14-mm (5.5 mil) wide, 0.036-mm (14 mil) thick upper and lower reference planes, with a polyimide (Kapton) insulator. The signal lines are separated by 0.635-mm (25 mil) center-to-center spacings, and the pads at the ends of the lines fan out to 1.27-mm (50 mil) grids. Fig. 9 (c) shows a top view of the end signal and ground connector pads. Surface-mount connectors are built on the printed-circuit-board surface using the technique described in [37] . Table 2 summarizes the characteristics of the three types of cables. The characteristic impedance of all the cables investigated was close to 50 . The choice of depends on the overall system design. Lower values generally result in lower cross talk, higher density, and smaller reflection caused by discontinuities along the signal paths [8] . The use of thinner insulator layers leads to lower ; however, the highest density is obtained if the signal conductors are scaled as well. Smaller cross sections result in higher resistive losses, which in turn distort the signals. Also, the driver circuits would need to provide larger currents to charge the low-impedance lines, resulting in higher power dissipation. Note in Table 2 that the total cable attenuation at 1 GHz for the three cases shown, for lengths of 2, 2, and 0.5 m, respectively, are 2-4 dB, which is a substantial amount of loss since a typical path of the type shown in Fig. 2 (a) could have total loss of about 7 dB [28] and cable lengths could be 5-10 m.
Vendor-supplied attenuation data are generally available only up to about 400 MHz. The short-pulse propagation technique was used to analyze their attenuation and characteristic impedance over a broad frequency range. Measurements were performed with 2-and 3-m-long cables, and Fig. 10 shows the attenuation for the 25 AWG and 30 AWG coaxial cables, the ribbon cable, and the flexiblefilm design. Extrapolation based on skin-effect losses was made in order to compare with our measured results up to 8 GHz. This could easily be done since the attenuation increases with the square root of the frequency in the frequency range over which skin-effect losses are dominant. Such cables have to be characterized up to these high frequencies, since transmission of signals at 0.5-1 Gb/s data rates requires the use of signals having rise times of 300-500 ps. Such transitions contain frequency components with significant energy up to 5-10 GHz. Such measurements are extremely beneficial in highlighting the shortcomings of insulators such as foamed polypropylene, thermoplastic elastomer (used in the ribbon cable), or Kapton (used in the flexible-film cable). The flexible film with a 5.5
1.4-mil cross section and measured has the highest attenuation. It is not obvious from manufacturers' specifications that such losses exist and that they limit extendibility to gigahertz data rates, while the short-pulse propagation technique can provide the means to identify such salient effects as dielectric loss. Dielectric loss is dominant over resistive loss for such low-resistance interconnections ( in Table 1 ). A 2-nswide pulse, representative of 500-Mb/s data rates, is shown propagated on the three types of cables in Fig. 11 . The 2-m, 25 AWG coaxial cable has similar response to a 50-cm-long flexible-film cable. The 2-m ribbon cable exhibits both higher dc drop and rise time dispersion due to the increased attenuation that rounds the upper part of the pulse, as explained earlier. Well-engineered cable connectors contain fully shielded signal conductors inside the cable carrier and card header and connect to the card with one ground and one signal pin per cable. Other configurations, in which the connector itself might be quite dense but then fans out to four to six rows of pins in the card, result in increased cross talk and large discontinuities, as well as a reduction of density. The density in both cases is dictated primarily by the diameter (greater than 0.254 mm) of the signal wire in the cable needed to retain low resistive losses over long lengths. Also, any pinned connector is limited in density, since printed circuit boards are not being fabricated with through-via holes on grids smaller than 1.27 mm (0.05 in). Ribbon cables offer the potential for high density, but the requirement of use over several meters necessitates large conductor cross sections, limiting their potential for miniaturization. Stacking, or layering of cables on top of each other, may be used with most cables at the cost of increased connector complexity. Thin, flexible-film cables can easily be stacked in multiple strips that require substantially less space than ribbon cables and (especially) coaxial cables. Furthermore, flexible-film cables can be surface mounted to the cards, resulting in smaller electrical discontinuities at the interface. This permits higher wiring density in the cards because wiring channels are not thereby blocked by pins. Currently, card technology limits the surface pads to grids of 0.635-1.27 mm (0.025-0.05 in) because of processing tolerances. Photolithographically fabricated high-density cards should improve top surface connectivity. The conductor density of a flexible-film cable is limited by the via dimensions at its end pads, which continue to require the use of 0.635-1.27 mm (0.025-0.05 in) grids. While punching or mechanical drilling is used currently to create vias, laser drilling can reduce the grid size substantially, but at much higher cost. The use of smaller vias permits the use of several rows of signal contacts, leading to a higher connector density. While thick layers can be laminated together, small vias cannot be fabricated in the resulting structure, and its stiffness becomes unmanageable. As discussed in [36] , conductor cross sections larger than 0.203 0.035 mm (8 1.4 mil) are not considered feasible, thus limiting useful lengths of flexible-film cables to less than 2.5 m. Most of the coaxial and ribbon cables cost about 50 cents per foot. Most of the cost of all the cables is in the assembly of the end connectors. A good coaxial connector can cost as much as $7-10 per signal line. Even for a ribbon-cable connector, which can be machine assembled, the cost is still about $1.2 per signal line. A batch-fabricated flexible-film cable, with the connector being part of the photolithographic fabrication sequence, can offer lower cost.
TDR measurements can be performed to extract the effective discontinuity introduced by the various cable connectors. Such measurements can be performed with a 20-GHz sampling oscilloscope having a 35-ps rise-time source. The equivalent connector impedance ( ) could be extracted from the reflection amplitude by using the relation [8] (22) where is the reflection coefficient defined as and is the impedance of the signal conductor attached to the connector.
is the amplitude of the dip or peak in the reflected waveform. The results obtained with a 35-ps rise-time source are summarized in Table 3 , and the waveforms are shown in Fig. 12 . The results shown in the table (the amplitude of ) greatly decrease when the rise time increases to 400 ps, for example. In this case, the 81-connector discontinuity for the 90 carrier reduces to 54 and thus contributes very little distortion to signals propagating at 500 Mb/s. It is important, however, to perform the TDR measurements with very fast signals in order to extract accurate circuit models since the delays through the connectors are on the order of 50-150 ps and the source transition needs to be smaller than the connector delay.
It is important to use cable connector designs that limit the cross talk to 3-5% of the signal swing. This is due to the receiver circuit noise budget limitations of 10-15% for cross-talk allocation, as discussed earlier. The connector cross talk superimposes on the coupled noise generated along the printed-circuit-board traces, which can be as high as 7-10% for high-density designs. Cross-talk measurements were performed using a 290-ps rise-time excitation. This edge rate is close to the anticipated fastest transition found on actual paths of the type shown in Fig. 2(a) . Once again, time-domain measurements allow the evaluation of cross talk with representative excitations unlike frequencydomain techniques. The noise was monitored both at the end close to the excitation, NEN, and at the end of the path, FEN. Table 3 shows the results. In all cases, the cross talk in the cables was insignificant or nonexistent. The smallest cross talk was found with the shielded 90 carrier for the coaxial cable, namely, 2.6/2.86% (NEN/FEN).
Experimental verification of both the connector discontinuities and cross talk is important because vendor-supplied data are generally insufficient and not supplied for relevant signal rise times. Three-dimensional modeling of the equivalent , , and connector matrices also are not usually performed by the suppliers, and it is up to the user to generate these using such tools as described in [38] . Measurements can be performed on fairly simple, specially built test structures to extract just the performance parameter of interest. While these types of structures are simple compared to an actual system path, every care is taken to duplicate the relevant features found in real applications. Such issues can be card-wiring cross section, via size, number of connectors in the path, length of path, or signal transition. The interface, however, between the test probes and the wiring in the path is designed to introduce minimum discontinuities or cross talk by using very small pads, vias, and shielded configurations.
The cable losses and connector characteristics can then be included in signal propagation simulations of the relevant critical paths shown in Fig. 2(a) . This can then determine whether the signal integrity requirements are met. Fig. 13 shows one more typical measurement performed with communication links. A pseudo-random data pattern with variable data rates is used as an input source. Both the BER and the eye opening at the receiver input are monitored. Signal degradation caused by dc drop, rise-time dispersion, narrow-pulse effects, reflections, noise sources, processing variations, and power-supply fluctuations can all be assessed from the size of the eye opening. The figure shows the results obtained in the 2-m-long coaxial 25 AWG cable at 500-Mb/s, 1-Gb/s, and 1.6-Gb/s rates.
B. Printed-Circuit-Board Wiring
Typical card-on-board packaging for high-performance systems uses a large-panel board (18 20 in, for example) with cards of smaller size plugged on both sides and enclosed in a cage that is part of a larger rack, as shown in Fig. 1 . The card or board wiring on large-size panels can be fabricated with lines as narrow as 75-100 m (0.003-0.004 in) and having center-to-center spacings of 279-635 m (0.01-0.025 in). Dielectric layer thicknesses can be as low as 75-127 m (0.003-0.005 in) with a dielectric constant of -. Several tens of layers can be successfully laminated with via holes as small as 203-305 m (0.008-0.012 in) in diameter [27] . Progress is being made in fabricating microvias with diameters less than 150 m (0.006 in) using plasma etching, laser drilling, or photovias [39] . Surface-mounted connectors or solderball attached chip carriers (such as chip-scale-package and ball-grid-array) on both sides of a card require tight wiring and via pitches. For data rates of 500 Mb/s or higher, losses in the card wiring and connector cross talk and impedance discontinuity become the limiting factors.
1) Dielectric Loss: It was discussed earlier that in the case when ( ), the interconnection transmission lines are considered lossless and will transmit signals with negligible distortion. Such is the case with wide (75-100 m) and thick (15-50 m) printed-circuit-board wiring that has negligible resistance of about /cm. Even for as large as 70 cm, , which is less than one-tenth of ( -). These lines are generally terminated to avoid reflections, and the amplitude is only reduced by the dc drop. The onset of skin effect can occur for rise times as slow as 7 ns [19] . The attenuation caused by skin-effect losses ( ), however, is quite small-0.029 dB/cm at 0.5 GHz-and even for 70-cmlong lines, the loss is only 2 dB. This is the case for a 30.5 127.0-m line. The generally used FR-4 insulator, which is a composite of epoxy and fiberglass cloth, has a very high dielectric loss tangent of 0.025. Due to the low resistive losses, dielectric loss will dominate and substantially increase signal attenuation and dispersion. Even at 0.5 GHz, attenuation increases to 0.053 dB/cm. Dielectric loss increases in proportion to frequency since (attenuation is proportional to ). At 2 GHz, the total loss on a 70-cm-long signal line increases to 10.8 dB, which is substantial. Such large losses inhibit the propagation of fast signal transitions on long printed-circuitboard wiring. The most typical range of interest for digital applications is GHz, which corresponds to rise times of 300-1000 ps. Lower dielectric loss thus increases the bandwidth of board wiring. In addition, the use of low dielectric constant materials (lower than for FR-4) results in the lowering of signal propagation delay in proportion to ( is the propagation delay per unit length). It also reduces the wiring capacitance in proportion to , which results in lower power dissipation.
The short-pulse propagation technique was used to characterize specially built test vehicles having either FR-4 dielectric or a newly developed material, a thermoplastic toughened cyanate ester [40] . The attenuation for 102 31 m, 5-and 10-cm-long lines was measured for the 0.8-8 GHz range. Once again, the test vehicle used had only four metal layers, two ground planes, a signal conductor layer between them, and a test pad layer on the very top. The structure, however, was built on large-area panels, with the same fabrication steps used for actual product cards having more than 20 layers. The carefully designed, simple structure allowed very accurate measurements while focusing on only one relevant performance parameter. The frequency-dependent attenuation was also calculated, and the calculation was repeated for differing values of until a good agreement was obtained between calculated and measured attenuation, as shown in Fig. 14 . Fig. 15 compares the two insulators. It was found that the cyanate-ester-based material has , which is lower than for FR-4. Large, circular, 1.524-cm diameter, parallel-plate capacitors were built in the test vehicle. Measurements of capacitance at low frequency (1 MHz) allowed the extraction of to be %. The large diameter-to-dielectric-height aspect ratio of the plates allowed the capacitance calculation to be performed without the inclusion of any fringe components.
Simulations were performed of a representative signal path such as that shown in Fig. 2(b) , which is part of a serial communication link that has a 500-Mb/s data rate requiring the propagation of 2-ns-wide data pulses. The requirement at the receiver input is to have adequate "eye-opening" or waveform area. These waveforms are shown in Fig. 16 for a total length of 70 cm with either the new insulator or FR-4 and for 90-cm-long wiring with the new material. The less lossy material results in a card-wiring length improvement of 20 cm over FR-4, which is significant. The propagation delay improvement is 8%. Most of the transition distortion on representative card-to-board paths is caused by the losses in the card wiring. For a requirement of 60% signal swing arriving at the receiver input, Table 4 lists the maximum length of card and board wiring for 100-Mb/s, 500-Mb/s, and 1-Gb/s data rates. Such lengths are found to be very useful for practical systems.
Electrical intrasystem interconnections can offer viable solutions for most applications. As system integration at the chip, chip carrier, and printed-circuit-board level continues to increase, the lengths of cables required should decrease. At the same time, however, data rates will increase, and throughput might reach a limit not overcome by serialization or the widening of data buses. At that point, optical interconnections may become more favorable because of their higher speed and better electromagnetic control, despite their higher cost. Fig. 17 shows a typical signalintegrity analysis for a path of the type shown in Fig. 2(a) , using high-performance pinned connectors, coaxial cables Fig. 2(b) , at 500-Mb/s data rate, using the 25 AWG coaxial cables measured in Fig. 10 and FR-4 card wiring with lines having a 127 2 31-m cross section. Lengths are shown as a function of required signal at the receiver circuit input, expressed as a percentage of driver output swing (69% solid, 53% dashed, 49% dotted, 28% dot/dashed).
(25 AWG), and a 500-Mb/s data rate. Simulation results are shown for a receiver input signal amplitude requirement in the range of 28-69% of the swing supplied by the driver circuit. The signal amplitude at the receiver corresponds to a certain loss budget, which is often divided equally between the cable and card-wiring contribution. Fig. 17 shows the tradeoff a system designer has between the length allowed on the card wiring versus the distance traversed between cards on the coaxial cables. The different curves correspond to different design approaches that allow varying amounts of cross talk or Delta-noise. This has cost implication regarding the type of connector, chip carrier, card technology, decoupling capacitors, or circuit family used. The characteristics of the card wiring will be discussed later, but the maximum usable path length will depend on both the cables and the card-wiring properties.
2) Card-to-Board Connectors: In high-performance systems, typically 300-500 and soon even 1000 signal connections between the daughter cards and motherboards are required, and distortionless signal propagation of 300-1000-ps rise-time transitions has to be assured with connector cross-talk contribution on the order of 5-10%, since card wiring would add another 5-10%. These types of applications need to use shielded connectors, relatively short leads on tight grids, and a large number of contacts allocated as ground-current returns. Connectors used with the large panels shown in Fig. 1 need to be mechanically robust, capable of withstanding severe vibrations and shocks and contamination from fibrous debris and oily film, and have several mating levels for hot plugging (power-on or disconnect actions), press-in pins, or surface contacts for low-cost assembly, modularity, and mixing of shielded with unshielded connectors and power units.
Pinned connectors are limited in density by the coarse grid of the through vias in the printed circuit boards. The limited card-to-card separations of 1.2-1.4 in restricts the overall connector height. Although fairly narrow lines can be fabricated inside the card layers and the via holes can be as small as 200 m in diameter, the capture pads necessary for drilling are twice in size. All these restrictions in fan-out wiring prevent the design of more than five to six rows of contacts. Higher cost panels can be used for double-sided connectors, in which case the outermost card layers would have blind vias and tighter ground-rule wiring.
Two types of high-performance, high-density connectors are highlighted. The two connectors are a five-row, pinin-socket design, having a 2-mm-pin grid and a six-row, pad-on-pad connector with a 1.27-mm-contact grid, shown in Figs. 18 and 19 , respectively [41] . There are no standard specifications for any of the commercially available connectors. Some vendors provide an equivalent , , and matrix for their connectors based on finite-element, three-dimensional modeling algorithms [38] . Others use two-dimensional modeling of the connector subsections and concatenate them to represent all the bends and dielectric interfaces with much loss of accuracy due to improper accounting of the three-dimensional interactions. The majority of connector vendors provide no models. Measurement of connector delay, cross talk, and rise-time deterioration as a function of signal-to-ground pin allocation or source transitions is done very sparingly and with incomplete data points. It is important, then, for the system designer to either develop accurate models of the connectors or verify their characteristics experimentally using simple test vehicles that reproduce representative configurations of interest.
Capacitive and inductive discontinuities were explained to introduce unwanted reflections and rise-time deterioration. TDR measurements can be used to extract the equivalent connector impedance. Delay through the connector increases the overall path delay. In multirow configurations, there will be variations from pins in row 1 to row 5, for example, due to the difference in length in the 90 -bent receptacle leads. Such delay differences introduce unwanted skews that affect system performance, and it is hard to route differentially driven lines and still maintain the perfect matching that precludes unwanted noise sources. Rise-time distortion introduces unwanted delay, path delay tolerance, and reduction of steady-state level for narrow pulses. TDT measurements are used for both delay and rise-time analysis. Fig. 20 shows a typical response for a five-row pinned connector having 1 : 1 signal-to-ground contacts. The TDR waveforms are shown for two locations, namely, the shortest lead and the longest lead. The shortest lead has -, while the longest lead has -. Both connectors contribute only 40 ps to rise-time dispersion. The pinned and pad-onpad connectors have mean delays of 104 and 122 ps, respectively. The mean equivalent impedance discontinuity is -for the pinned and -for the pad-on-pad connector. Signal-integrity measurement was performed with both connectors using 1-nswide pulses, representative of 1-Gb/s data rates, launched on a 70-cm-long path of the type shown in Fig. 2(b) . Fig. 21 shows the propagated pulses with and without the connectors. All the traces are extremely similar, which highlights the minimal connector-induced distortions and the ability to successfully sustain the high data rates. Without available connector models, such measurements can provide useful feedback to the system designer about the connector performance limitation. Once again, the test vehicle uses the representative card-wiring cross section and length and the connector pin assignment of interest.
Cross-talk measurements are also essential in order to assess the minimum number of ground contacts required. The less number of ground pins used for the faster edge rates, the lower the system cost and size. Such measurements need to look at the contributions from all the surrounding pins, as shown in Fig. 18 , and for a range of signal transitions. Measurements are performed by using short, uncoupled, 5-cm-long card traces to extract the connector cross-talk contribution only. The results in Table 5 are given for full path with connector and for connector only. Provisions were made to measure the card-noise contribution by reproducing the wiring pattern in adjacent areas of the test card, such that signal and ground contacts were provided at both ends of the test lines. In the actual connector array, the signal and ground pads can be widely separated, especially for the 5 : 1 case. The only place the card wiring is producing additional noise is in the fan-out lines in the pad or pin array [41] . Due to equipment limitations, contact pairs (one active, one quiet) are tested (pair-wise measurement) and the results from all the active pins surrounding the quiet pin are linearly superimposed. Measurement results are shown for an all-terminated network assumption. In actual system applications, especially for CMOS circuits, the far end of the path might not be terminated, thus causing higher noise coupling.
In communication systems, such as ports connecting to a central switch card, a large number of signal contacts (500-1000) might be needed between card and board, with maybe a 500-Mb/s data rate. In a multiprocessor digital system, the memory bus might require 300 signals with only 150-MHz clock frequency. The 300 contacts would preferably be placed in the center of the card edge with little fan-out wiring; hence, high contact density is required. The signal transition, however, might only be 1000 ps. For the switch application, a 300-500-ps rise time is necessary, and the large number of contacts are spread along the entire edge of the card. Table 5 compares the measured cross talk for the two connectors, and Fig. 22 compares the NEN noise for 1 : 1 and 5 : 1 signal-to-ground contact cases for the pad-on-pad connector. The pad-on-pad connector with the 1 : 1 contact assignment can satisfy the cross-talk budget restriction even for 67-ps rise times, since NEN %. This noise drops to 2.1% for 337-ps transition. The pinned connector with 1 : 1 ratio has NEN % at a 333-ps rise time, which is higher than for the pad-onpad connector but is still within the allowed budget. The 2 : 1 case for the pad-on-pad connector is using up most of the cross-talk budget, which then requires careful layout of card wiring. The 4 : 1 and 5 : 1 assignments for the pinned and pad-on-pad connectors have very high cross talk at 300-ps transitions of 27.3 and 19.9%, respectively, which makes them unusable. Such sparse ground-contact cases can, however, be used for slower systems having 1000-ps rise times. A large class of current applications falls in this category, such as processor-to-memory buses, which require a large supply of parallel connections. The 1 : 1 and 2 : 1 assignments are best suited for future applications of high-speed communication links or very fast buses. Experimental verification of the connector performance is considered very important in order to understand the limiting factors. Three-dimensional modeling with high granularity will become more important as faster signal rise times are needed. Shielded pinned connectors, using conventional technologies, can be used to transmit fast data rates at the expense of low signal-to-ground pin allocation (preferably 1 : 1). Surface-mount connectors such as the one shown in this study will displace pin-in-socket approaches. Although they have only recently become commercially available, they offer distinct advantages. Padon-pad connectors have higher density, lower cross talk, and comparable price. They can provide in-line powersupply connections or can be used in conjunction with pinned connectors for power distribution in hot-pluggable systems. It is believed that the surface-mounting approach will prevail in future systems. Table 6 shows the relative signal-contact density for the two approaches. The pad-on-pad connector with a six-row design offers 1.5 times more signal contacts than a pin-insocket approach. This advantage can be doubled (to three times) if connectors are used on both sides of the daughter card. This requires either conventional card technology with longer length flexible-film inside the connector on one side or the use of smaller, blind vias (rather than coarse through vias) on the outer wiring layers on both sides of the daughter card. Both connectors cost in the range of 15-25 cents per pin but the actual cost increases as more pins are allocated to ground contacts in order to lower cross talk.
C. Ceramic-Carrier Wiring
Multichip module carriers were used in high-end computer systems as early as 1980. The IBM 3080 systems [2] - [5] used thermal-conduction modules with 100-133 chips attached with solder-balls to 90 90-mm substrate using alumina dielectric ( ) and 33 molybdenum conductive layers. The IBM System 3090, introduced in 1985, had 110 117-mm substrate with 132 chips, and the System/390 air-cooled machine, introduced in 1991, placed 121 chips on a 127 127-mm carrier with 63 wiring layers [5] . Fujitsu, Nippon Electric Company (NEC), and Hitachi [42] - [48] have all since shown substrate sizes ranging 100-300 mm with other insulators such as glassceramic ( -) and metallizations such as W, Mo, Cu, or Au. A typical module is shown in Fig. 23 . This type of carrier can provide very high wiring and power densities and therefore high performance. Conductors are screened on individual ceramic sheets that are laminated and sintered at greater than 900 C. This type of processing imposes restrictions on the type of transmission-line designs. Most ground planes are hollow meshes that allow punched vias to go through. Signal conductors are placed under the mesh conductors, as shown in Fig. 8 Three adjacent wiring layers are shown in Fig. 24 . Due to the very hollow ground planes, a quiet signal will receive coupled noise from all the surrounding eight conductors shown. Typical wiring uses -and -directed signals between two ground planes, forming a so-called plane pair. Due to the coarse ground rules used and hollow ground planes, capacitive loading caused by the orthogonal wiring and the large-diameter vertical vias greatly affect the line characteristics for the 200-700-ps type of edge rates of interest. Cross talk is substantial not only between the signal layers but also between the vias, which tend to have a large signal-to-ground assignment ratio, and in the unshielded redistribution layers. Full-wave electromagnetic analysis can be used to model the characteristics of the lines and vias. Reference [49] shows an example based on the method-of-moment technique. Due to the complexity of the module, however, the problem size is usually broken down in smaller components, such as exemplified in Fig. 25 , and the separate couplings are linearly superimposed. Fig. 25 shows horizontal, vertical, and diagonal coupling. Modeling is done for various conditions of orthogonal wiring or via loading. Once the models are generated, simulationbased wiring rules are defined for a set of wiring net topologies. Typical nets can be cluster or distributed types, for example. This refers to the placement of the receiver circuit connection along the path from the driver [27] . In Fig. 8(d) .
a distributed net, the receivers are strung along the length with varying separation among them. In a cluster, all the receivers are fanning out from the driver with possibly equal length, like a star connection. For the allowed range of wiring length, via height, number of receivers, or type of drivers, a corresponding set of delay equations can be determined for performance prediction. Driver and receiver circuits are generally on different chips. All this methodology for system design is used due to the limitations of both modeling and simulation tools in handling the complexity of a typical multichip module. The regularity of the wiring structure and the limited number of driver and receiver circuit sizes makes this a tractable approach.
Signal integrity is mostly affected by the distortions caused by the coarse vias, orthogonal wiring, hollow mesh reference planes, irregular, partially shielded redistribution layers, and long pins with very sparse signal-to-ground ratios (generally two to three). Most of the lines are terminated. They have finite series loss since , which will generate rise-time distortion. Since the lines are fairly thick (16-25 m), skin effect will occur with signals of around 1-ns rise time. Typical transitions are on the order of 200-700 ps, but the very fast rise times can only be sustained in the very top layers. A best case transition exiting the module could be on the order of 500 ps, which means that all the fast buses have to be contained within the multichip module. Line resistance is low ( -/cm) and dielectric loss could play a strong role. Ceramics, however, unlike printed-circuit-board materials, have been shown to have very low . For example, alumina can have , and mullitetype ceramics have -; therefore, dielectric dispersion can also be neglected for most ceramic packages [27] . As an example, a card wiring with 100 30-m (4 1.2 mil) lines using FR-4 insulator will exhibit an attenuation of dB/cm at 1 GHz and propagation delay of ps/cm. A 75 20-m (3 0.8 mil) line in a glass-ceramic module has dB/cm and ps/cm. in the two cases is 0.057 /cm for card and 0.267 /cm for ceramic. Both technologies use copper conductors, but the ceramic uses copper paste with -cm, compared with typical card wiring using plated or evaporated copper with --cm. The FR-4 insulator has , while the glass ceramic has . The card laminate, however, has a very high of 0.025, while the ceramic is an order of magnitude lower. These effects explain the similarity of the attenuation values but the lower allows much longer terminated lengths in the card wiring, as was shown in Table 1 .
The key differences between ceramic and printed-circuit wiring are the ability to have tighter via grids, larger layer stack, and better thermal properties. These improved properties come with an order of magnitude higher processing cost. As the printed-circuit technology is improving with higher wire and via densities, lower dielectric constant materials, and new chip attach techniques that allow direct solder-ball connection to the cards, with overall fabrication cost increase of two to five times, the selection of a ceramic versus printed-circuit packaging solution is becoming less well defined, and understanding the key electrical performance differences highlighted above is crucial.
D. Thin-Film Wiring
Multichip modules used to interconnect multiprocessor systems could have 36, 64, or 100 chips. The recently announced IBM S/390 system [6] has 12 processors packaged on a 127-mm module with 32 chips and 167-MHz off-chip bus operating clock frequency. Chips can have 1000-3000 total solder-ball connections each. Such a high degree of connectivity cannot be supplied by even the most advanced ceramic carrier. Even if the layer stack could be achieved, the deteriorated electrical performance, especially in the lower layers, would not satisfy the increasingly demanding system needs. Hybrid thin-film/ceramic (MCM-D/C) modules have been used by most of the high-end computer companies, such as Hitachi, Fujitsu, NEC, and IBM [50] - [54] . Thin-film wiring is usually fabricated on top of a completed ceramic stack. These layers are not laminated but sequentially built using photolithographic processes, very similar to on-chip wiring techniques. Processing, however, has to be done full field, since the wiring can traverse from one corner to the opposite one on 64-mm, 100-mm, or larger substrates. Most MCM with deposited wiring (MCM-D) modules use organic polymer insulators due to their lower dielectric constant ( -) and ease of processing. Copper is the conductor of choice, but aluminum has been reported. Thin-film wiring on silicon substrates is marketed by companies such as nChip [51] or AT&T, in which case the carrier performs support or some limited functionally, such as maybe decoupling capacitance or additional power planes. The silicon substrate can be used to incorporate active driver circuits and offload some of the chip power burden. Processing cost tends to be five to ten times higher than for ceramic wiring and is generally used with only one or a maximum of two plane-pairs (a plane-pair involves -and -directed wiring between top and bottom ground and reference planes), as shown in Fig. 8(d) . Cost can be reduced and yield increased by processing the thin-film wiring stack separately and then laminating it to the ceramic substrate, as was shown in [55] . ) is tolerated because of the voltage doubling at the open end of the line, which will restore the signal. Rise-time dispersion will occur, even for frequency-independent resistive loss. Skin effect could become significant at frequencies greater than 0.7-7 GHz or rise times less than 200 ps. Practical switching speeds are in the range of 200-500 ps; therefore, skin-effect-induced dispersion will degrade the signal rise times but total circuit-to-circuit interconnection delays are not substantially increased.
Since skin effect influences primarily the high-frequency components, the upper portion of the pulse transitions is usually most rounded, as is illustrated in Fig. 26 for lines with /cm. Measurements are shown on a four-metal layer structure, with -and -directed wiring between two solid reference planes. The signal source is generated from a 20-GHz sampling oscilloscope [shown in Fig. 6 is generally measured between the 50% levels of the driver circuit output and the receiver circuit input waveforms. The actual switching threshold of a receiver circuit, however, occurs in a band of about 100 mV around this level, which is a small fraction of the overall signal swing. This is generally caused by the device and package processing variations and the power supply and temperature excursions. The signal rise time is defined between the 10 and 90% levels and is shown to be significantly affected by dispersion. The actual impact on digital circuit performance, however, is the additional delay as measured at the switching threshold band of the receiver circuit. Only if the slowdown of the upper portion of the signal transition begins to penetrate this band is a considerable delay penalty incurred.
To illustrate the frequency-dependent properties encountered in typical chip-to-chip interconnections, resistance and inductance were calculated for lines having a range of resistive loss, namely, , , and /cm. The cross section of these transmission lines consisted of and signal lines between two solid ground planes. The method outlined earlier, using a combination of the numerical technique [56] and Wheeler's rule [18] , was employed [19] . The frequency-dependent line parameters and were substituted in (11) to obtain the attenuation curves shown in Fig. 27 with solid lines. Dielectric loss was neglected ( ). The transition frequencies where skin effect becomes significant ( ) were GHz, GHz, and GHz, with the attenuation levels of ATTEN dB/cm, ATTEN dB/cm, and ATTEN dB/cm.
Although dielectric loss increases in proportion to frequency, since , most good insulators have very small , so that the series resistive losses dominate. If the dielectric loss is included in our calculation of the frequency-dependent attenuation and a large value of loss is assumed, such as , curve 4 is obtained in Fig. 27 for the line with /cm. At 14 GHz (where and skin effect is significant), the calculated attenuation increases from 2.4 to 3.25 dB/cm. Substantial increase is seen only at GHz from 11.9 to 30.2 dB/cm. Such high frequencies are very seldom of interest in digital computer circuits, where the energy of these high-frequency components in the spectrum of practical rise times of 200-500 ps is very small. The value used, although high, could be encountered in polyimide insulators, which absorb water [57] . Due to the high , skin effect will dominate and dielectric loss can generally be ignored. In actual chip-to-chip interconnections, both the rise time and cycle time of the transmitted signals are of interest. It was explained earlier [13] that in the case of narrow pulses (width less than twice the roundtrip delay on the transmission line, ) propagating on long lossy lines, widening will occur due to the RC-like behavior predicted by (13) . This distortion of narrow pulses can introduce additional delay, and skin effect must be included for accurate modeling of these effects, especially as computer cycle times become shorter. These types of effects led to the recommendation given earlier to maintain the maximum usable length such that the cycle time (or data pulse width) is wider than twice the propagation delay and three times the propagated edge rate.
TDT measurement and simulation examples are shown on specially built test structures having two ground and two wiring layers. The high-speed test system shown in Fig. 6(a) and schematically in Fig. 28 was used. A 20-GHz, HP model 54 120 sampling oscilloscope with a source signal having ps and 200-mV amplitude is shown. The circuit used for simulations and shown in Fig. 28 includes the probe tip discontinuities and sample test pad models as well. The equivalent and for the probe tips were modeled using the three-dimensional tools described in [58] and [59] and were found to be nH and pF, which represent very small discontinuities. The probes were characterized using a 70-GHz bandwidth sampling oscilloscope [60] , shown in Fig. 6(b) , and it was found that the 5.5-ps fall time of the instrument output only degraded to 14.5 ps at the output of the probe. This implies a 3-dB bandwidth of 24 GHz and acceptable behavior across a wide frequency range. This last point is crucial for time-domain measurements, since poor phase performance will result in distorted signals even when amplitude bandwidth is broad. The custom-built probe tips are shown in Fig. 29 and are accomplishing the 24-GHz bandwidth ( ps) with only one ground contact, which is mostly the case for packaging applications [61] . All the broad-band coplanar probes described by others [62] achieve their highest bandwidth with ground-signal-ground probe configurations. The low-cost, bird-beak design allows reliable contact for a large range of planar and nonplanar geometries such as encountered in representative packaging interconnections. Fig. 6(b) shows a large, 127-mm MCM-D/C type of carrier being tested with the 70-GHz oscilloscope. While in the 20-GHz setup shown in Fig. 6(a) , the probes can be connected by flexible cables as long as 30 cm, in the 70-GHz setup, the input probe has no cable connection. The probe tip connects through only a 3-5-cm semirigid piece of coaxial cable in order to maintain the 14.4-ps type of source transition. The output, high-impedance probe is connected through a 30-cm-long flexible cable, which results in the deterioration of the transition to 18 ps, as shown in Fig. 30 . Both setups allow the high-speed measurement of large-area substrates by providing , , and movement of the probes, the sample holders, and the microscope. A minimum number of in-line, K-type adapters and only 40-GHz flexible cables are used. The monitoring of the integrity of the propagated step source through a short path, called a "zero delay" or "THRU," is the only calibration needed in the case of time-domain measurements. The faster the source transition, the more accurate the characterization of the measurement setup, which is why the 70-GHz sampler shown in Fig. 6(b) is used.
In the case of high-resistance thin-film wiring, highimpedance probes are used to detect the propagated signals. A 500-coaxial, custom-built probe [shown in Fig. 29(b) ] needs to be used and presents a quasi-open termination to the transmission line with . This simulates the unterminated environment used in typical thin-film wiring applications. A 450-thin-film chip resistor in line with the semirigid coaxial cable is used. The 500-probe was characterized as before with the same 70-GHz oscilloscope, and its bandwidth was determined to be 19 GHz, as seen in Fig. 30 . The propagated signal deteriorates to a rise time of ps due to the 10 : 1 probe. Measurements were performed on lines with length of 0.8-20 cm. The results are shown in Fig. 31 . The input source signal (not shown) had an amplitude of 200 mV. All the output traces are shifted in time in order to emphasize the dispersion on long lines. As expected, quite large overshoots were encountered for short lines that were unclamped. Fig. 32 shows simulated waveforms for lines with /cm, lengths -cm, and input rise time ps and having a diode-clamp termination. Measured and simulated results are also shown on a 5.06-cm-long line with /cm in Fig. 33 . The negative voltage step seen in reflection on the input trace at point A corresponds to the real part of the characteristic impedance seen at the beginning of the test line. The measured and simulated values for the real part of at point A were 45 and 40 , respectively. These are the driving-end impedance values discussed earlier. The 12.5% discrepancy is typical for the TDR measurement technique for the reasons explained before, even with high-quality probing setups such as shown in this paper. As the wave propagates farther down the line, the signal rises to a value B due to the losses in the line. The time span between A and B represents the round-trip delay on the 5.06-cm line. In this case, the transmission-line model calculation included frequency-dependent and due to skin effect. This can be explained as follows. We can consider an approximation to the characteristic impedance of resistive lines. The characteristic impedance , given by (6), with series loss and can be expressed as follows:
This expression can be approximated for small losses ( ) by (24) as shown in [8] . The impedance is then composed of a real part equal to the characteristic impedance without losses, , and a negative imaginary part corresponding to an equivalent capacitance given by (25) The short-pulse propagation technique was used with a four-layer structure having lines with /cm and , as shown in Fig. 6(a) . The frequency-dependent resistance and inductance were calculated from DC to 100 GHz. The theoretically modeled results are shown in Fig. 34 together with the attenuation and the phase constant . The transmitted pulses measured at the ends of a zero-delay path (100-m-long line) and a 9.65-cm-long -layer line are shown in Fig. 35 . The digitized waveforms are then numerically Fourier transformed. The spectra have appreciable amplitude up to about 25 GHz. Fig. 36(a)-(c) depict the frequency-dependent propagation constant and attenuation for the thin-film structure obtained with (11) and (12) . The points are experimental results, while the lines are theoretical predictions. It is clear from Fig. 36(a) that with a loss tangent of , the simulated loss coefficient does not agree with the measured values. Better agreement is obtained with a loss tangent of . This value of dielectric loss is small enough that the condition assumed in obtaining (21) from (6) is still valid. Its effect on attenuation is important, however, since in this case, the resistive losses in the conductor are not very large either. In Fig. 36(c) , we show the measured and simulated characteristic impedance. The worst discrepancy is 5.8%, which is believed to be largely due to line crosssectional nonuniformity. The maximum error in neglecting dielectric loss in (21) is less than 1% for this sample. The worst discrepancy for the propagation constant was 3.7%. In Fig. 36(c) , simulated traces for and are almost identical, with minimal difference for Im .
The use of the short-pulse propagation technique greatly improves the accuracy of measurement compared to the more common TDR method. Although processing tolerances for the various interconnect cross sections can be as large as 10-20%, the measurement technique needs to be much more accurate. This is important when measurement is used to verify a modeling approach or modeling simplification or to extract material characteristics such as . Fig. 6(b) . The TDT response traverses one input probe and one 10 : 1 output probe (dot/dashed), while the TDR trace (dotted) involves only one input probe. Small differences in affect the maximum usable interconnect prediction and thus influence system-design considerations. The validity of modeling simplification or shortcomings has to be accurately evaluated through accurate experimental verification. Once the validation is obtained, useful simulations can be performed to evaluate various system-design tradeoffs in a timely fashion and before hardware build.
The low dielectric constant of the polymers used as insulators for thin-film wiring helps obtain fast signal propagation and low cross talk and therefore allows higher wiring density. The polymers that have excellent mechanical properties could exhibit large dielectric anisotropy. Special, simple test structures need to be built and characterized to extract such properties. Typical resonant-cavity techniques that are used at single frequencies with thick films are inadequate. In addition, the properties of 11-17-layer stacks are substantially different from ideally prepared thick insulator layers. An example is shown with a test vehicle that was built using BPDA-PDA polyimide (p-phenylene biphenyltetracarboximide) as the dielectric and copper as the conducting material [64] . The three-layer structure was fabricated on a large (166 166 mm) Pyrex glass substrate having a 90 93-mm active area representative of actual use. The minimum number of layers were built that still allowed high-speed characterization and at the same time underwent all the relevant processing steps used to fabricate chip-to-chip interconnection structures. Moreover, relevant dimensions were used throughout. Once again, the important performance-determining parameter is extracted from very accurate measurements of simple but relevant structures.
The cross section of the test vehicle is shown in Fig. 37(a) . It consists of two metallic and two polymer layers and has a microstrip transmission-line design. The out-of-plane dielectric constant (in the direction of the film thickness) was obtained from capacitance measurements on 600-m-diameter parallel-plate capacitors, as shown in Fig. 37(b) . The in-plane dielectric constant was obtained through a combination of experimental and theoretical techniques. Specially designed comb structures, as shown in Fig. 37(c) , were used. Ten inner and 11 outer, 3-cm-long conductors are interleaved in order to amplify the mutual capacitance between any two lines by a factor of 20. This enhances measurement accuracy since is usually a very small value in typical designs. The actual fabricated cross section had an inverted trapezoidal shape with a top width in the range of 17.7-18 m and a bottom width of 10-11.6 m. The metal thickness was 6-6.4 m, and the dielectric separation to the bottom ground layer was 6.2-6.4 m. The line dimensions varied along the length. In addition to extracting dimensions from cross sectioning, top-view measurement of line width was performed at several locations along the length using a high-magnification microscope. The following technique was used to extract the in-plane dielectric constant . The out-of-plane dielectric constant was fixed at . Modeling of the cross section was iterated until the best agreement between measured and calculated mutual capacitance values was obtained. Two modeling techniques were used. In method A, the program described in [63] based on a full-wave electromagnetic solution using the method of moments with rooftop current approximation was used with a rectangular cross section equivalent to the actual trapezoidal shape. A scaling factor was thus derived between isotropic and anisotropic calculations. This factor was then used to multiply the results of another electrostatic-based program [20] that accommodates arbitrary-shaped conductors but not anisotropic dielectrics. In method B, a finite-element algorithm [38] was used directly. It was concluded then that BPDA-PDA exhibits an in-plane dielectric constant of -, which is significantly higher than the out-of-plane value of . It is explained in [19] that both FEN and NEN depend directly on the capacitive coupling coefficient , the accuracy of which is determined by the and that was extracted. This effect is strongest for the far-end cross talk, which is proportional to the difference between the capacitive and inductive coupling (where ). Small differences show up as large noise spikes. This fact is highlighted in Fig. 38 , where the simulated cross talk with isotropic ( , dotted trace) and anisotropic dielectrics (dashed trace) is compared with the measured result. The inaccuracy in the FEN prediction would increase with longer line lengths. The self-capacitance and mutual capacitance values increased by 4.6-9.6% and 21.4-25.4%, respectively. The experimental characterization performed on representative structures was essential for determining the dielectric properties, as was shown in detail in [64] .
It has been shown that thin-film wiring can propagate fast signals. Such fast signals can generate substantial cross talk on adjacent quiet lines. Chips with greater than 1000 I/O's can have several hundred driver circuits switching simultaneously [66] , which can generate large Deltanoise. These noise sources then have to be contained within the noise budget of the receiver circuits and ultimately limit the off-chip driver transitions to not less than 200 ps, even though the technology can sustain higher speeds. Package discontinuities such as solder-ball connections and vias introduce minimal distortions. Processing limitations caused by the outgassing requirement in the polymer curing steps impose the use of nonideal ground planes with mesh designs. Such mesh reference planes result in increased propagation delay and cross talk [52] , [53] .
It was explained earlier that in the case of coupled lines, (1) and (2) can be extended to -conductor parallel lines. , , , and become symmetric matrices. These matrices are symmetric because wire routing is usually done on uniform grids. The capacitance matrix per unit length is calculated using the same program that was used for the single line [20] . The resistance and inductance matrices are obtained as a function of frequency using the numerical technique of [56] and Wheeler's rule in much the same way as was outlined earlier. In a typical interconnection application, -anddirected lines need to be used. It was shown before in [13] and [14] that crossing orthogonal lines will increase the selfcapacitance while decreasing the mutual capacitance. In such cases, three-dimensional capacitance and inductance modeling needs to be performed. The structures that we tested with and wiring sandwiched between two reference planes were analyzed with the program described in [63] , which is based on an electromagnetic solution using the method of moments with rooftop current approximations. Table 7 shows the measured and calculated change in self-and mutual capacitances of -layer conductors due to orthogonal line loading. The 0, 50, and 100% loading conditions refer to the absence of lines, lines populated with half the wiring density of the lines, and lines fully populated with the same center-to-center spacing as in the -layer, respectively. The agreement between measurement and simulations is considered extremely good given the uncertainties in the structure's cross section and typical measurement accuracies. Modeling was performed using the exact technique of modal decomposition built into the ASTAP circuit simulation program and described in [21] for coupled lines. When open-ended transmission lines are used, the coupled noise will double due to the positive Table 7 Change in Self-(C 22 ) and Mutual (C 12 ) Capacitance with Orthogonal Line Loading reflection at the far end of the lines. Large overshoots like those seen in Fig. 31 on shorter lines will couple into quiet lines, creating greater cross talk. On lossy coupled lines, however, cross talk attenuates as well, and rise-time dispersion on the active lines generates less NEN and FEN.
Measurements on coupled interconnections with lengths -cm were performed on pairs of lines with /cm having crossing orthogonal lines and the triplate structure described earlier.
The active line was open ended and excited with a 35-ps rise-time signal. Testing was performed with the high impedance probes described earlier at the far end of the quiet line, which in this case was open at both ends, as shown schematically in Fig. 28(b) . Fig. 39 shows three traces for two 17-cm coupled lines: 1) measured, 2) simulated with constant resistive loss without skin effect, and 3) simulated with skin effect. The active signal is again monitored at the sending channel of the sampling oscilloscope connected through coaxial cables and test probes to the input of the active line. The cross-talk waveform has the very fast negativegoing FEN (input signal has a rise time of ps) followed by the wide NEN, which is reflecting back from the driving end after twice the line delay. The measured and simulated traces with skin effect included agree fairly well while the simulation without skin effect exhibits FEN, which is 11 times larger. (The largest peak is not well discerned in the figure.) It should be noted that even when the modeling is done for trace 3) with skin-effect losses, there are some discrepancies for FEN. This is due to the fact that is proportional to the difference, which requires calculation of very small differences between the eigenvalues of the propagation matrix , as explained in great detail in [22] . The capacitive coupling was measured on the actual structure and agreed well with modeling as shown in Table 7, while was calculated based on the approximate knowledge of the line cross sections. It was discussed earlier that skin-effect-induced dispersion does not substantially increase the chip-to-chip propagation delays, even for signals with 35-ps rise times. The measurements in Fig. 39 , on the other hand, show a great decrease of the far-end coupled noise due to frequency-dependent losses. The narrow FEN pulse (35-ps wide) contains significant frequency components above 10 GHz that are substantially attenuated. This is why the recommendation was made earlier to consider frequencies approximately 5 for most loss evaluations. The fact that fast noise spikes are attenuated by frequency-dependent The quiet line is open ended at both ends, as shown in Fig. 28(b) .
losses is beneficial because it reduces the overall noise in the system. That is also why it is important to analyze this effect, both experimentally and analytically. As mentioned earlier, very narrow spikes are not generally detected by slow receiver circuits. As circuits become faster, however, their bandwidth increases and the narrow far-end peaks are detectable.
The coupled noise is greatly affected by the capacitive loading of orthogonal lines in the adjacent layer. Using the results of Table 7 , it is found that the capacitive coupling coefficient decreases from with no loading to with 100% loading for the example considered. The NEN is expected to decrease since it is proportional to , while the FEN, dependent on , should increase. Fig. 40 illustrates this effect for pairs of 4.935-cm-long coupled lines. Three traces show the measured coupled noise monitored at the far end of the quiet lines for 0, 50, and 100% crossing line loading cases. The test system is similar to the one described for the measurements of Fig. 39 , but only the cross-talk waveforms are shown on an expanded scale. The quiet line is open circuited at both ends, and due to the positive reflection from the end adjacent to the active line input, the waveform monitored at the far end of the line shows both the narrow FEN and the wide NEN. Fig. 41 shows the dependence of cross talk on active signal rise time. This confirms the statement made earlier that the FEN noise increases with faster edge rates.
Several conclusions can be drawn. In the case of lossy, unterminated lines insufficiently clamped, overshoots on the active lines couple into the adjacent quiet lines, giving rise to large cross talk for short lines, especially at fast rise times. For signal rise times that are slower than ps, the NEN and FEN are similar in magnitude. It was found that for this case, the constant resistance model produced almost identical results as the frequency-dependent skineffect analysis. As the rise times become faster, 200 ps, FEN will dominate, and it is extremely important to take skin effect into account. The FEN having a width equal to the signal rise time, as shown earlier, will contain highfrequency components that will be strongly attenuated. This explains why the FEN increases with length up to a point and then starts decreasing for very long lines.
As explained earlier, thin-film wiring offers high density and high performance for medium-length lines. Wiring density is nine to 20 times higher than for ceramic but cost is five to ten times higher. It is generally limited to one or a maximum of two plane-pair type of stacks due to cost and processing difficulty. Most widely used are MCM-D/C structures. These carriers have about equal proportion of wiring in ceramic and thin-film layers. The thin-film wiring helps reduce the need for large ceramic stacks. The closely spaced power planes in the thin-film plane pair help reduce Delta-noise. These planes provide a low effective inductive path to the decoupling capacitors placed around the chips. Structures have been built with integrated capacitors using high dielectric thin-film materials [51] . The performance limitation in the case of thin-film wiring is only the ability to contain all the noise sources within the allowed receiver circuit noise budget. The potential for very-high-speed signal propagation results in fairly high cross talk and Delta-noise. Resistive losses also tend to degrade the fast signals somewhat but at the same time help attenuate the noise.
E. On-Chip Wiring
As processor cycle times become shorter and chips become larger and more complex, the delays of on-chip interconnections become more important. The improved fabrication yields allow dies as large as 20 20 mm or more to contain an entire system. The wiring pitch (line width and space) is rapidly shrinking from close to 2 m to under 1 m. At the same time, device scaling to subquarter-micrometer channel length results in 50-100-ps rise-time signals' being sent on lines that have 500-1000-/cm resistance and range from 1 to greater than 10 mm in length such that . For very short lines ( ) used between logic gates and for slow devices, a single RC section model has been generally used [65] to characterize on-chip interconnects. As the line lengths and circuit speed increase (the wavelength decreases), a distributed -section RC representation has to be used for accurate delay predictions, with each subsection being a small fraction of the wavelength. As , ( ), and line lengths increase, the inductive component of the impedance has to be taken into account and the interconnections are treated as transmission lines with distributed , , , and parameters. As speeds continue to increase, the frequency dependence of these parameters may need to be included as well, mostly as and . Propagation delay on the long lines is comparable to the rise time. In this regime, then, conventional lumped-circuit RC representation is no longer adequate, since it results in substantial underestimation of both cross talk and delay. The combination of fast rise times and long lengths requires treatment as lossy coupled configurations. The transmission-line properties of on-chip wiring must be considered. It is explained in [67] that onchip interconnections have unique characteristics, namely, very high capacitive and inductive coupling and resistive losses and very nonuniform transmission-line structures that differ for each layer. Many of the modeling and simulation techniques that were developed for chip-to-chip package interconnections need to be adopted by the circuit designer of high-performance microprocessor chips for the on-chip wiring. A package engineer designing chip-to-chip package interconnects for digital computer systems is routinely using techniques such as optimal wiring cross-section selection, three-dimensional RLC-parameter extraction, delay, cross talk, and Delta-noise simulation, shielded lossy transmission line design, generation of wiring rules based on several performance criteria, and performance-driven routers.
The short, local wiring, with the highest density and /cm (width m today, for example), are found useful for lengths less than 1 mm. Their capacitance and capacitive coupling to adjacent neighbors are the limiting factors due to delay and delay variation. Such lines could benefit from lower in-plane dielectric constant insulators, processes that allow close to square, rather than tall, rectangular cross sections and thinner interlayer insulators. A transition from SiO 2 with to a polymer with translates to about a 25% performance improvement. The line-to-line capacitive coupling with the present approach of small width-to-thickness ratios renders these lines unscalable to smaller wiring pitches due to excessive data-pattern-dependent delay variation, as will be explained below.
The medium-length lines with /cm or m can be used for lengths up to 10-13 mm if driven by low-impedance drivers and using wide lineto-line separations that result in low cross talk. This is especially important as noise budgets are shrinking. Smaller devices use lower levels that could generate lower noise. Signal transitions are faster, however, thus resulting in higher noise. In addition, processing tolerances for both the devices and interconnect layers and larger variation result in overall noise-budget reduction. Noise sources also have a higher probability of overlapping within the shorter cycle-time windows. Such lines need medium thickness insulators [68] and lower resistivity metallization such as copper, and inductive coupling has to be taken into account to avoid noise underestimation.
The longer lines, such as data buses, control, and clock lines, with m or /cm, can propagate fast signals even up to 16-mm lengths. Such lines need thick, planar insulator layers to increase and reduce delay, wide line-to-line separations to reduce cross talk, and low resistivity metallization to reduce resistive losses both in the line and in the power buses surrounding them. RLC-circuit representation is necessary for both delay and cross talk. The control of the current return path in the reference buses is shown to be essential for minimizing clock skew and to ensure controlled-impedance transmission-line behavior. Vertical coupling needs to be carefully assessed, especially for these wider lines, and could be alleviated by the use of shielded structures. A typical cross section is shown in Fig. 8(f) with fivemetal layers. Most on-chip power distribution relies on wide power buses placed sparsely on the topmost layer. This layer has thick, nonplanarized metallization, with narrower buses on the lower levels distributing power to the individual logic cells. Such a nonuniform reference mesh results in increased inductance and resistance, which in turn increase the propagation delay and line-to-line cross talk.
Special test sites need to be designed to analyze the different types of possible transmission-line configurations in the various layers. Each site has to be designed to include all the representative details of orthogonal wiring, vias, and wide and narrow reference buses. One such site is shown in Fig. 42 with two 2.7-m-wide lines having [67] . Time-domain measurements were performed, again using the 35-ps rise-time step excitation provided by a 20-GHz sampling oscilloscope. Signal propagation measurements were repeated on short structures that were identical with the long lines. The difference in the measured delay on the long and short lines yielded the propagation delay per unit length, without the error introduced by pads and probes. This technique can be used on all the interconnection types shown before. It becomes essential in the case of on-chip wiring, where the lines are much shorter and the end effects can represent a larger portion of the measured parameter.
Signal propagation and cross talk were measured on 1.6-cm-long lines, 2.7-m wide in the third layer, having /cm. The measurements were repeated at 160, 22, and 100 C, and the results are shown in Fig. 43 . There was a 2.9 times reduction in rise time at 160 C compared to room temperature, 22 C (with a four times reduction in AlCu resistivity). As a consequence, the delay measured at the 50% level of the signals is lowered by 1.5 times. At 100 C, delay and rise time increase by 15 and 16%, respectively. This example is shown to confirm the resistance-dominated performance due to the very large ( ). At 160 C, , which means that the line has a fast LC-line type of behavior, explained earlier. The lower signal attenuation and dispersion, however, result in much higher cross talk at 160 C, as seen Fig. 44 . Fig. 45(a) shows measured and simulated waveforms on a 1.56-cm-long, 4.8-m-wide line on the fifth layer with /cm. The simulated waveforms are shown both with and without taking frequency-dependent losses into account and with a 50-section distributed RC-circuit representation. The delay is underpredicted by 54% with the RC circuit. The frequency-independent model is within 25% of measurement, while the frequency-dependent model improves agreement to within 11% compared to measurement. The RC-circuit representation shows no FEN since inductive coupling is not taken into account [ Fig. 45(b) ], and the constant parameter RLC circuit shows excessive noise overshoots since the attenuation of the high-frequency The lines in Fig. 45(b) have and /cm, cm and are in the fifth and third layer, respectively. These results highlight the need for using distributed RLC models for the accurate prediction of performance for long on-chip wiring. The modeling and simulation technique used throughout is explained in detail in [67] .
Such complex structures are difficult to model accurately using conventional techniques. For the example shown in Fig. 42 , the cross-sectional dimensions were used to calculate the line parameters , , , and . These parameters were then used in signal propagation simulations, with the lines open ended, that were compared with the measured waveforms. The three-dimensional, full-wave, electromagnetic analysis approach described in [63] was used to calculate the line parameters directly from the known dimensions, dielectric constant, and metal resistivity without any other fabrication-related modifiers. The technique is based on the method of moments for rigorous solution to Maxwell's equations. The entire structure is subdivided into nonuniform, rectangular subsections, and Fig. 46 shows such a typical model configuration. Rooftop basis functions are used to represent the conductor and polarization currents. The frequency-dependent and matrices were calculated for frequencies up to 10 GHz, where skin effect is just becoming significant. In most cases, and have small variation with frequency. The presence of the in-plane buses diminishes variation with frequency. The term, however, is quite large and variable, especially for the designs with sparse, nonuniform current return path through narrow, resistive power buses. This type of current crowding significantly increases cross talk. Table 8 shows the results for the lines of Fig. 42 with /cm. Once the , , , and matrices are calculated, waveform simulations are attempted. Many techniques have been developed to incorporate the frequency-dependent losses in circuit simulator programs for time-domain waveform analysis. The most common approaches compute the impulse or step response of the lines at any given time using either inverse fast Fourier transform [69] (IFFT) or inverse Laplace transform [21] techniques to obtain the convolution integral for transition from frequency to time domain. No attempts are known, however, to analyze coupled transmission lines with the high resistive losses encountered in this study, where ranges 35-500 /cm. Numerical stability problems were encountered with the code described in [21] , which relies on the representation of the frequency-dependent line characteristics by a waveshaping polynomial ratio in order to improve the efficiency of the recursive evaluation of the convolution integral in the time domain. An implementation using the IFFT for obtaining the line voltages and currents in the time domain also failed to converge. These algorithms are optimized to provide a good fit to the transfer function over a wide frequency range and with special emphasis on the highfrequency region, where skin-effect losses are important. In the case of on-chip wiring, the important region to focus on is from low frequency to where skin effect is just becoming significant. It was proposed in [70] to represent the lines with ideal, lossless transmission lines augmented by an equivalent circuit of lumped , , elements that synthesize the and frequency dependence shown in Table 8 . The technique was verified for lossy waveguide structures and short, low-resistance microstrip lines. In the case of on-chip wiring, this approach was successfully extended to very-high-loss transmission lines.
The symmetric coupled-line network was first reduced to two single-line circuits through a decoupled mode transformation using linear voltage-dependent current sources [21] , [70] . The frequency dependence of the uncoupled lines representing the independent modes of the structure was synthesized using a distributed four-pole filter circuit, adjusted to fit smoothly the and extracted from the three-dimensional modeling up to 10 GHz. Fig. 47(a) Fig. 46 . Three-dimensional model used to calculate R(f), L(f), and C for the site shown in Fig. 42 . The fifth-layer dimensions are shown magnified ten times. Fig. 42 with R dc = 166 /cm shows one subsection of the distributed network with the four filter circuits. The four circuits have a range of cutoff frequencies that cover the bandwidth of interest. The series impedance of each section has to be much less than the line impedance in order to avoid interface reflections. The entire line representation is then broken up into (typically 10-50) subunits to achieve convergence to within engineering accuracy. The number of subunits required depends on specific line parameter values, but each unit should have electrical length much shorter than the wavelength of the propagated signal. Such an approach can easily be implemented in standard circuit simulators such as SPICE or ASTAP.
The above technique, however, is difficult to implement efficiently for highly asymmetric cases of lines with different widths that have large differences between the selfterms , , and and large mutual terms , , and because the decoupled mode transformation becomes frequency dependent. For these cases, the asymmetric coupled lines were modeled directly by cascaded lumpedelement -section RLC networks. Frequency dependence was represented by including additional filter units, as shown in Fig. 47(b) . These low-pass filters were chosen to provide a good match to the calculated and of the transmission lines up to 10 GHz. More units were used in modeling the return path since and have the largest variation with frequency. The self-and mutual capacitances are placed at the ends of each section. The subsection length was chosen as above to be much shorter than the relevant wavelength and to have a series impedance much less than the line . For these same cases, the frequency-independent representation for one subsection is shown in Fig. 47 (c) as a -network having constant resistance and inductance for both the signal line and reference return conductors. Last, in all cases, the accurate models of Fig. 47(a) -(c) were compared with the -section RC representation shown in Fig. 47(d) , where the inductive terms are omitted.
In the case of short lines, the strong capacitive coupling between the very narrow and closely spaced lines affects the delay of adjacent lines as well. The delay on such lines increases exponentially with length and will be datapattern dependent. Depending on the direction of the signal switching on the adjacent wiring, the effective capacitance will be (for pattern), (for pattern), or (for pattern). This effect was verified experimentally using a 20-GHz Tektronix 11 801B sampling oscilloscope having two 29-ps, 250-mV input step sources that could switch in or out of phase. The input and propagated simulated and measured signals are shown in Fig. 48 for two 0.9-m-wide lines, 8 mm long, and /cm. Specially designed probes shown in Fig. 49 had to be used to allow two input source signals on very tightly spaced probe pads. The measurements are shown for , , and data patterns. To increase the maximum usable length, wider lines are used for medium-length interconnections. The wider separation ensures containment of cross talk within the receiver noise budget, even for longer lengths. Fig. 50 plots the delay as a function of length for and m and for lines driven by 50-and 366-driver circuits. The wider lines that use more area are not adequately utilized unless a lower impedance driver is being used. An approximate expression is often used for delay prediction [65] Delay (26) where is the total capacitive load seen by the driver circuit, which is represented by a constant impedance . When , the long lines still slow down the propagated signals because the term in (13) is larger than unity and the second term dominates. For these lines, both distributed RLC and RC representations will predict similar delays [71] . These lines are still too resistive to achieve extremely long lengths. Lower resistivity conductors would be beneficial. The widest lines could have higher utilization if the structure was also optimized to have thicker insulator layers, as was recommended in [68] . The faster signals propagated on the less resistive, wider lines, driven by fast drivers, will generate higher cross talk. The maximum usable length has to be balanced against the allowable cross-talk budget. The faster signals are also affecting the contribution of inductive coupling. While for delay the error is not substantial, the inductive component of the impedance becomes significant for coupled lines, and the discrepancy between RC and RLC representation is high, as shown in Fig. 51 . This effect is negligible for the slower driver case [ in Fig. 51(b) ]. The LC-like circuit behavior predicted by (13) is present only at the beginning of the signal transition and affects mostly the cross talk.
Last, data lines between the processor and on-chip cache and clock lines often have substantially longer lengths from half to a full chip side or even more. Such lines need to propagate much faster signals with very well-controlled delay (for minimum clock skew, for example) and could generate quite large cross talk for any shorter signals near or under them. Line-to-line separation is generally large due to their synchronous operation and need for cross-talk containment. They are most often placed on the topmost thicker metal layers to reduce resistance. When driven by low-impedance drivers, LC-type behavior will be present because the ratio is small. In the case of clock trees with branches, in order to have fast signal propagation, has to be lower than . In addition, the current return path resistance in the resistive power buses could increase the effective line resistance by a factor of 2-3. Its variation is the determining factor in the control of clock skew and stresses the need for designing uniform transmission-line configurations. Fig. 52 shows a typical clock wiring design placed in the upper most layer. The line is 51.9 m wide and has /cm, , and pF/cm. It is placed 20 m away from the lowresistance current return reference bus (130.5-m wide). The line will then depend quite strongly on the presence of the narrow power buses (4.5-m wide) on the M3 layer underneath, since they are much closer to the clock line than the 130.5-m-wide current return bus. The absence of the two power buses underneath the line would increase the inductance by a factor of two. It is also important to realize, however, that the return path resistance is quite high in this case. The narrow power buses have much higher resistance than the line resistance, unlike the case for the narrower lines discussed in the previous sections. the example shown in Fig. 52 , with /cm for the signal line.
Signal propagation on these clock lines was simulated using both a distributed RC-circuit and an RLC-circuit representation. For the RC circuit, two cases were considered: with and without ( ), the contribution of the return path resistance. RLC-circuit representation was calculated with RLC or without (RLC) frequency-dependent parameters. For the RLC case, the and were used over the entire frequency range DC 10 GHz. Table 9 shows the results for -mmlong lines driven by an 11--impedance driver circuit for 29.4-and 7.5-m-wide lines. The distributed (50 subsections) representation underestimates path delay by 37-42% compared to the accurate RLC representation. The or circuit is quite close to the exact simulation, as is the RLC circuit for the wider, slower line. This indicates the importance of including and controlling the return path resistance. It can be seen that the wider lines are fairly resistive, with and unable to propagate extremely fast signals even when driven by very low impedance drivers. Once again, the signal on the narrower, 7.5-m-wide lines, with lower and higher , is faster than on less resistive lines that are wide ( m) and have and large . The 7.5-m-wide line has and propagates much faster signals. In this case, the inductance needs to be taken into account as well. Fig. 53 shows the simulated waveforms for a line with m. These lines show very typical LC-type behavior. Fig. 54 shows the very slow signal propagation and multiple reflections caused by the small value of the ratio for the 51.9-m-wide lines of Fig. 52 . The wider lines have large capacitance and impedance lower than and transmit slow RC-like signals.
In summary, transmission-line effects have different manifestations for the different types of on-chip wiring. The short, narrow lines are mostly affected by the large datapattern-dependent delay variation caused by large capacitive coupling. Medium and long lines exhibit underestimation of cross talk when inductive coupling is not taken into account. In the case of the longest, least resistive lines, underestimation of delay will occur when the inductance and rise time of the ground current return path is neglected.
V. CONCLUSIONS
A large range of interconnections used in highperformance computer and communications systems was reviewed. The interconnections were broken up into five major categories, shown in Table 1 , as shielded cables, Table  11 ). Simulations are shown for 11--impedance driver, l = 5 mm, with RLC(f ) (solid), RLC (dash), (R DC + R GND )C (dot), and (R DC C) (dot/dash) circuit representations. printed circuit boards, ceramic carriers, thin-film wiring, and on-chip wiring. In each case, the state-of-the-art technology characteristics were summarized and indications were given of future development directions. The electrical characteristics of each type of wiring were reviewed and the key parameters affecting signal integrity were explained. A brief summary is shown in Table 10 . Each category has material and fabrication constraints together with system cost effectiveness that affect the electrical performance and the tradeoffs made by the system designer. Moreover, neither Table 10 or the body of this paper attempts to address the very important issues of power distribution, consumption, and resultant heat removal. These parameters are closely interrelated with the signal-integrity issues covered in this review and affect the overall system design. The author can suggest [27] as a good discussion source on this subject.
It was highlighted several times that very accurate measurements can only be made on simple test structures that address only one or two performance-determining parame- ters at a time. These structures are simply built, however, and are carefully designed to include the critical features that are relevant to practical configurations. Moreover, the measurements have to be much more accurate than the ability to fabricate or control actual structures or the capabilities of modeling tools. Measurements were shown to be used as validation tools for the modeling approaches that often use simplifications or combine several types of techniques at the same time due to computing limitations. Only a very precise and careful measurement can pinpoint the weaknesses and strengths of these techniques.
Material characteristics, fabrication techniques, and cost are continually improving. One can foresee optical interconnects' replacing shielded cables for long lengths. System components could be packaged within the same card frame, eliminating the need for cables altogether. Printed-circuitboard technology could improve to the point where all the chips are directly mounted on them without the need of ceramic or thin-film carriers that provide the space transformation from chip I/O's to chip-to-chip wiring. All the discrete components, such as resistors and capacitors, could be imbedded in the board wiring. Large chips could incorporate an entire system or even multiprocessors, thus eliminating multichip carriers. All package components could be surface mounted.
The electrical modeling and simulation techniques for the various interconnects that were developed for one type of wiring will have to be used on other types. Examples were given for thin-film transmission-line modeling techniques used for on-chip wiring and dielectric dispersion assessment on printed-circuit-board wiring, which was generally used in the realm of microwave circuits. The distinction between the digital and microwave system designer will further erode as mixed-signal (analog-digital) applications become pervasive. All these complex computer systems require increasingly powerful modeling and simulation techniques that can handle millions of components in a timely fashion. Experimental analyses were shown to help with the modeling and verify the simplifications or extract process-induced effects too hard to predict. Table 11 attempts to summarize further the present or predicted performance capabilities of Table 11 Present and Projected Interconnection Performance each type of interconnection. It is only a very simplified attempt since all the performance parameters reviewed in this paper affect such conclusions. Tradeoffs in techniques, cost, size, design practices, and technological limitations, real or perceived, by each company can greatly modify these conclusions. New modeling approaches are being proposed that rely on tiling, or subdividing the package complex in smaller, noninteracting, and manageable entities in order to assess the overall system performance [72] . New measurement approaches that rely on simple structures and instrumentation also need to be pursued to complement, verify, or substitute for the shortcomings of modeling and simulation tools. Such modeling tools require increasingly larger and faster computing complexes that need to be available before the processors used in commercial applications are even designed.
